TWI223341B - Method of etching porous insulating film, dual damascene process, and semiconductor device - Google Patents
Method of etching porous insulating film, dual damascene process, and semiconductor device Download PDFInfo
- Publication number
- TWI223341B TWI223341B TW090131085A TW90131085A TWI223341B TW I223341 B TWI223341 B TW I223341B TW 090131085 A TW090131085 A TW 090131085A TW 90131085 A TW90131085 A TW 90131085A TW I223341 B TWI223341 B TW I223341B
- Authority
- TW
- Taiwan
- Prior art keywords
- gas
- insulating film
- porous insulating
- etching
- aforementioned
- Prior art date
Links
Classifications
-
- H10W20/086—
-
- H10P50/283—
-
- H10W20/084—
Landscapes
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
1223341 A7 __B7 五、發明説明(彳 ) 發明之技術領域 本發明係有關多孔質絕緣膜之姓刻方法、雙道金屬鑲後 製造方法及半導體裝置。 背景技術 伴隨著近年半導體積體電路的高密度化,配線的傳送延 遲逐漸成為決足動作速度的重要因素。因此,層間絕緣膜 採用低介電率膜以抑制傳送延遲。 降低層間絕緣膜的比介電率之方法,其有多孔質化層間 絶緣膜的方法。於半導體製造過程採用多孔質絕緣膜的情 形’為了形成導通孔,必須姓刻此多孔質絕緣膜。 此多孔質絕緣膜的蝕刻方法,其為了一面確保某程度的 多孔負絕緣膜與光阻之選擇比,一面有效率地進行多孔質 絕緣膜的蝕刻’因而使用C^Fs/Ar類氣體、CF4/Ar類氣體 等。另外,為了改善蝕刻率,適用於高深宽比的蝕刻,於 此些氣體亦混合氧(〇2)、一氧化碳(C〇)、或氮(n2)。 此外,於電漿化此些蝕刻氣體進行蝕刻時,增長離子的 平均自由行程,使離子容易進入接觸孔内,同時為保持蚀 刻時的面内均一性,以低壓且高輸出進行|虫刻。 但是,對蝕刻氣體混合〇2氣體,以低壓且高輸出的條件 進行多孔質絕緣膜蝕刻時,多孔質絕緣膜將產生突起之問 題。特別是,此突起的產生,於雙道金屬鑲嵌製造方法, 將成為更嚴重之問題。此外,所謂突起,係為蝕刻之多孔 質絕緣膜底面的凹凸。 圖8為顯示使用先前多孔質絕緣膜的雙道金屬鑲嵌製造 -4 - I紙張尺度適财S S家標準(CNS) A4規格(210X297公Θ " ---------- 1223341 2 五、發明説明( 方法之斷面圖。於圖8(a),於下層領域41形成多孔質絕緣 膜42及氮化矽膜43,藉由使用光微影技術及蝕刻技術,於 亂化矽膜43形成適用導通孔32之開孔部^^。另外,下層領 域41,係為矽基板、銅(Cu)或鋁(A1)等的下層配線層。 ,其次,於氮化矽膜43上形成多孔質絕緣膜44,並於全面 形成光阻膜45。然後,藉由使用光微影技術,於光阻膜45 形成適用配線溝丁2之開孔部H4。 其次,如圖8(b)所示,此光阻膜45作為罩幕,藉由進行 反應性離子蝕刻RIE等的蝕刻E3 ,於多孔質絕緣膜44形成 配線溝T2。於此,蝕刻E3的蝕刻氣體,其為了確保多孔質 絕緣膜44與氮化矽膜43的選擇比,係使用C4F8類之氣體。 另外,提高蝕刻率,同時為保持蝕刻時的面内均一性,壓 力設足為未滿50 mTorr之低壓,並同時設定RF功率密度為 超過0.5W/cm2之高輸出。 以此條件進行多孔質絕緣膜44之蝕刻E3時,於多孔質絕 緣膜44將產生突起SP。因此,於多孔質絕緣膜料的蝕刻途 中中止蝕刻E3時,於配線溝T2的階差D2上將殘留突起 SP 〇 其次,如圖8(c)所示,以氮化矽膜43作為罩幕,再持續 蚀刻E3,於多孔質絕緣膜42形成導通孔b2。於此,氮化碎 膜43的階差D2上,進行多孔質絕緣膜44的過蝕刻,除去階 差D2上的突起SP。另外,形成導通孔B2時於多孔質絕緣 膜42所產生的突起亦可藉由過蝕刻多孔質絕緣膜42除去。 其次’如圖8(d)所示,除去光阻45,全面堆積Cu或A1等 -5- 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公釐)1223341 A7 __B7 V. Description of the Invention (彳) Technical Field of the Invention The present invention relates to a method for engraving a porous insulating film, a method for manufacturing a two-pass metal insert, and a semiconductor device. Background Art In recent years, with the increase in the density of semiconductor integrated circuits, the delay in the transmission of wiring has gradually become an important factor that determines the operating speed. Therefore, a low-dielectric-constant film is used for the interlayer insulating film to suppress the propagation delay. As a method for reducing the specific dielectric constant of the interlayer insulating film, there is a method of making the interlayer insulating film porous. In the case of using a porous insulating film in a semiconductor manufacturing process', in order to form a via, the porous insulating film must be engraved. This porous insulating film etching method is to efficiently etch the porous insulating film while ensuring a certain degree of selection ratio between the porous negative insulating film and the photoresist. Therefore, a C ^ Fs / Ar-based gas, CF4 is used. / Ar gas and so on. In addition, in order to improve the etching rate, it is suitable for etching with a high aspect ratio, and these gases are also mixed with oxygen (02), carbon monoxide (C0), or nitrogen (n2). In addition, when these etching gases are plasmatized and etched, the average free path of the ions is increased so that the ions easily enter the contact holes. At the same time, in order to maintain the in-plane uniformity during etching, worm etching is performed at low pressure and high output. However, when the etching gas is mixed with a 02 gas and the porous insulating film is etched under low pressure and high output conditions, the porous insulating film may have a problem of protrusion. In particular, the generation of this protrusion will become a more serious problem in the two-channel metal damascene manufacturing method. In addition, the so-called protrusions are undulations on the bottom surface of the porous insulating film to be etched. Figure 8 shows the dual-channel metal inlay manufacturing using the previous porous insulating film-4-I paper size SS Home Standard (CNS) A4 specification (210X297 male Θ " ---------- 1223341 2 V. Description of the invention (Sectional view of the method. As shown in FIG. 8 (a), a porous insulating film 42 and a silicon nitride film 43 are formed in the lower layer area 41. By using photolithography technology and etching technology, The film 43 forms an opening portion suitable for the via 32. In addition, the lower layer area 41 is a lower wiring layer such as a silicon substrate, copper (Cu), or aluminum (A1). Next, on the silicon nitride film 43 A porous insulating film 44 is formed, and a photoresist film 45 is formed over the entire surface. Then, by using photolithography technology, an opening portion H4 suitable for the wiring trench 2 is formed in the photoresist film 45. Next, as shown in FIG. 8 (b) As shown in the figure, the photoresist film 45 serves as a mask, and a wiring trench T2 is formed in the porous insulating film 44 by etching E3 such as reactive ion etching RIE. Here, an etching gas for etching E3 is used to ensure porosity. The selection ratio of the insulating film 44 and the silicon nitride film 43 is based on the use of a C4F8 gas. In addition, the etching rate is improved while maintaining the etching In-plane uniformity at this time, the pressure is set to a low pressure of less than 50 mTorr, and the RF power density is set to a high output of more than 0.5 W / cm2. Under this condition, when the E3 of the porous insulating film 44 is etched, the The solid insulating film 44 will generate protrusions SP. Therefore, when the etching E3 is stopped during the etching of the porous insulating film material, the remaining protrusions SP will be left on the step D2 of the wiring trench T2, as shown in FIG. 8 (c), The silicon nitride film 43 is used as a mask, and then E3 is continuously etched to form a via hole b2 in the porous insulating film 42. Here, the porous insulating film 44 is over-etched on the step D2 of the nitride broken film 43. The protrusions SP on the step D2 are removed. In addition, the protrusions generated in the porous insulating film 42 when the via hole B2 is formed can also be removed by etching the porous insulating film 42. Next, as shown in FIG. 8 (d), Remove the photoresist 45, fully deposit Cu or A1, etc.-5- This paper size is applicable to China National Standard (CNS) A4 specification (210 X 297 mm)
1223341 A7 ______B7 五、發明説明(4 ) 嫌 表示’极載’其以(窄溝的触刻率)/(寬溝的蚀刻率)X 1⑻% 表示。 此外,本發明之多孔質絕緣膜的蝕刻方法,係於上述方 法’其特徵在於RF功率密度為〇·25 W/cm2以上0.50 W/cm2 以下。 夕孔^絕緣膜的情形,其相較於無孔質絕緣膜因膜質柔 軟,所以即使RF功率密度減小時,並不極端妨礙蝕刻之進 仃。因此,一方面防止嚴重降低多孔質絕緣膜的蝕刻特 性’ 一方面可抑制多孔質絕緣膜突起之產生。 另外,本發明之多孔質絕緣膜的蝕刻方法,係於上述方 法’其特徵在於前述氟碳化合物系氣體為CL,前述惰性 氣體為Ar。 藉由使用F/C比大的氣體,一方面抑制蝕刻速度低下原 因t碳類聚合物的堆積,一方面可進行多孔質絕緣膜的蝕 刻’即使RF功率密度減小的情形,將可確保蝕刻率。 此外,本發明之多孔質絕緣膜的蝕刻方法,係於上述方 法’其特欲在於對前述氟碳化合物系氣體之流量比另外包 含0.25以下的氧氣〇2。 藉由減小氧氣(〇2)的流量比,即使於多孔質絕緣膜含碳 成份的情形,此碳成份抑制與氧氣(〇2)反應,其因可抑制 碳成份從多孔質絕緣膜脫離,所以可抑制多孔質絕緣膜蝕 刻時的突起。 另外,本發明之半導體裝置,係根據雙道金屬鑲嵌製造 方法於配線溝與導通孔所形成的半導體裝置,其特徵在於 本紙張尺度適用中國國家標準(CNS) A4規格(210X297公釐)1223341 A7 ______B7 V. Description of the invention (4) It means “Extreme load”, which is expressed by (narrow groove etch rate) / (wide groove etch rate) X 1⑻%. The method for etching a porous insulating film according to the present invention is based on the method described above, and is characterized in that the RF power density is 0.25 W / cm2 or more and 0.50 W / cm2 or less. In the case of the insulating film, the film is softer than the non-porous insulating film, so even when the RF power density is reduced, it does not significantly hinder the progress of etching. Therefore, on the one hand, it is possible to prevent the etching characteristics of the porous insulating film from being severely lowered. On the other hand, it is possible to suppress the occurrence of protrusions of the porous insulating film. The method for etching a porous insulating film according to the present invention is based on the method described above, wherein the fluorocarbon-based gas is CL and the inert gas is Ar. By using a gas with a large F / C ratio, it is possible to suppress the accumulation of carbon-based polymers on the one hand due to the low etching speed, and on the other hand, it is possible to perform etching of a porous insulating film. rate. The method for etching a porous insulating film according to the present invention is based on the method described above, and it is specifically intended that the flow rate of the fluorocarbon-based gas further includes oxygen of 0.25 or less. By reducing the flow rate of oxygen (〇2), the carbon component suppresses the reaction with oxygen (〇2) even when the porous insulating film contains a carbon component, because it can inhibit the carbon component from detaching from the porous insulating film. Therefore, it is possible to suppress protrusions during etching of the porous insulating film. In addition, the semiconductor device of the present invention is a semiconductor device formed in a wiring trench and a via hole according to a two-channel metal damascene manufacturing method, and is characterized in that the paper size is in accordance with the Chinese National Standard (CNS) A4 specification (210X297 mm)
削述配線溝所形成 .._ 々夕孔質絕緣膜與前述導通孔所形成的 多孔貝絕緣膜不夾菩 ^ 4 ^ 耆阻擋層而形成,前述多孔質絕緣膜斜 刻時的大起實質上不存在。 根據本^明〈半導體裝置,即使於多孔質絕緣膜間不形 、比:^率同的阻擋層,於多孔質絕緣膜的配線溝部分可 、產生將可抑制配線的傳送延遲,同時可提昇 配線溝所埋入之配線的信賴性。 此:’本發明之雙道金屬鑲嵌製造方法,其特徵為具有 孔貝、、’g緣膜上形成適用導通孔之圖案所形成的第一光阻 膜之步驟;及 、削迟第光阻膜作為罩幕,藉由進行前述多孔質絕緣 膜姓刻’ 述多孔質絕緣膜形成導通孔之步驟;及 除去前述第一光阻膜之步驟;及 #於前述多孔質絕緣膜上形成適用配線溝之圖案所形成的 第二光阻膜之步驟;及 以RF功率密度0.25 w/cm2以上〇 5〇 w/cm2以下、壓力 mTorr以上300 mT〇rr以下之條件,前述第二光阻膜作為罩 幕’藉由至中途進行前述多孔質絕緣膜蝕刻,於前述多孔 負&緣膜形成配線溝之步驟;及 除去前述第二光阻膜之步驟、;及 於前述導通孔與前述配線溝埋入導電材料之步驟。 —根據本發明之雙道金屬鑲嵌製造方法,不使用氮化碎膜 等阻擋層,可於多孔質絕緣膜形成導通孔與配線溝,同時 可抑制多孔質絕緣膜蝕刻時的突起,並可簡單化雙道金屬 -8- 本紙張尺度適用中國國家標準(CNS) A4規格(210X297公釐)Describe the formation of the wiring trench .. _ 々 Xi Porous Insulation Film and the porous shell insulation film formed by the aforementioned vias are formed without interfering with the barrier layer ^ 4 ^ The porous insulation film is substantially enlarged when it is diagonally engraved. Does not exist. According to the present semiconductor device, even if the barrier layer is not shaped and has the same ratio between the porous insulating films, it can be generated in the wiring groove portion of the porous insulating film, and the transmission delay of the wiring can be suppressed while improving. Reliability of wiring buried in wiring trenches. This: 'The dual-channel metal damascene manufacturing method of the present invention is characterized by having a step of forming a first photoresist film formed on the edge film by applying a pattern of suitable via holes; and, cutting the first photoresist The film is used as a cover, and the step of forming the through hole of the porous insulating film is performed by the aforementioned porous insulating film; and the step of removing the first photoresist film; and # forming an applicable wiring on the porous insulating film. A step of forming a second photoresist film with a groove pattern; and under the conditions that the RF power density is 0.25 w / cm2 or more and 500 w / cm2 or less, and the pressure is mTorr or more and 300 mTorr or less, the aforementioned second photoresist film is used as The mask step is to perform the aforementioned step of etching the porous insulating film to form a wiring groove in the porous negative & edge film; and a step of removing the second photoresist film; and in the via hole and the wiring groove. Step of embedding conductive material. — According to the two-channel metal damascene manufacturing method of the present invention, through holes and wiring trenches can be formed in the porous insulating film without using a barrier layer such as a nitrided broken film. At the same time, the protrusion during the etching of the porous insulating film can be suppressed, and it can be simple. Shuangdao Metal -8- This paper size applies to China National Standard (CNS) A4 (210X297 mm)
鑲嵌製造方法。 另外’本發明之雙道金屬鑲嵌製造方法,其特徵為於上 皮夕孔貝絶緣膜形成配線溝的步驟之處理氣體,係使用含 氟碳化合物系氣體與惰性氣體的混合氣體,氟碳化合物系 氣體為CF4,惰性氣體為Ar。 根據本發明之雙道金屬鑲嵌製造方法,因為無氮化碎膜 等阻擋膜,所以不需要考慮阻擋膜與多孔質絕緣膜之選擇 比,因而可使用F/C比更大的(::174類氣體取代C4F8類氣體蚀 刻多孔質絕緣膜,並可提昇蝕刻多孔質絕緣膜時的蝕刻 率。 圖式之簡單說明 圖1為顯示一種有關本發明實施形態之蝕刻裝置之概略 構成的斷面圖。 圖2 A〜D為顯示一種有關本發明實施例之姓刻結果與先 前例比較的斷面圖。 圖3A,B為顯示一種有關本發明實施例之蝕刻特性的壓 力依存性圖。 圖4A,B為顯示一種有關本發明實施例之蝕刻特性的rf 功率密度依存性圖。 圖5A,B為顯示一種有關本普明實施例之蝕刻特性的〇2 流量依存性圖。 圖6A,B為顯示一種有關本發明實施例之蝕刻特性的底 端溫度依存性圖。 圖7A〜D為顯示一種有關本發明實施例之雙道金屬鑲嵌 -9- 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公董) A7 B7Inlay manufacturing method. In addition, the method for manufacturing a two-channel metal inlay according to the present invention is characterized in that the processing gas for the step of forming a wiring trench in the epithelial sacral shell insulation film is a mixed gas of a fluorocarbon-based gas and an inert gas, and a fluorocarbon-based The gas is CF4 and the inert gas is Ar. According to the two-channel metal damascene manufacturing method of the present invention, because there is no barrier film such as a nitrided shatter film, there is no need to consider the selection ratio between the barrier film and the porous insulating film, so a larger F / C ratio (:: 174 Instead of C4F8 type gas, the gas-like gas is used to etch the porous insulating film, and the etching rate can be improved when the porous insulating film is etched. Fig. 2 A ~ D are cross-sectional views showing a comparison of the results of the engraving of the embodiment of the present invention with the previous examples. Figs. 3A and B are pressure dependence diagrams showing the etching characteristics of the embodiment of the present invention. Fig. 4A , B is a rf power density dependency graph showing an etching characteristic related to the embodiment of the present invention. FIG. 5A, B is a 02 flow dependence graph showing an etching characteristic related to the priming example. FIG. 6A, B is A graph showing the temperature dependence of the bottom end of the etching characteristics of the embodiment of the present invention is shown in Figs. 7A to 7D are diagrams showing a two-lane metal inlay of the embodiment of the present invention. Standard (CNS) A4 size (210 X 297 male directors) A7 B7
1223341 五、發明説明 製造方法的斷面圖。 圖8A〜D為顯示先前的雙道金屬鑲嵌製造方法之平面 圖。 發明之最佳實施形態 以下,-邊參閱圖示-邊說明本發明之實施形.態的 方法。 圖1為顯示一種有關本發明實施形態之蝕刻裝置之概略 構成的斷面圖。此外,此實施形態係以與"氣體作為 姓刻氣體的情形做說明。 a ,於圖1,處理室1内設置上部電極2及晶座3,此晶座3並 兼當下部電極。於此上部電極2,設置對處理室丨内導入蝕 刻氣體的氣體喷出孔2a。另外,晶座3受到晶座支撐台4支 才牙,晶座支撐台4隔著絕緣板5固定於處理室丨内。電漿化 晶座3。 於曰曰座支撐台4設置冷媒室1〇,液態氮氣等冷媒透過冷 媒供給管10a及冷媒排出管1〇b循環冷媒室1〇内。另外,由 此所產生的冷熱因透過晶座支撐台4及晶座3對晶圓w傳 熱’可冷卻晶圓W。 於叩座3上設置靜電吸座6,靜電吸座6具有由聚醯亞胺 膜8a、8b夾著導電層7之構造。於此,導電層7連接直流高 壓電源12 ’藉由對導電層7供給直流高電壓,將對晶圓界 施加庫侖力,可於晶座3上固定晶圓w。 另外’於晶座3及靜電吸座6,設置灌入氦(He)氣體之氣 體通路9 ’透過此氣體通路9對晶圓W的背面喷出氦(He)氣 -10- 本紙張尺度咖中國國家標準(5^ϋ^10χ 297公釐)1223341 V. Description of the invention A sectional view of a manufacturing method. 8A to 8D are plan views showing a conventional two-channel metal damascene manufacturing method. BEST MODE FOR CARRYING OUT THE INVENTION Hereinafter, the method for implementing the embodiment of the present invention will be described with reference to the drawings. Fig. 1 is a sectional view showing a schematic configuration of an etching apparatus according to an embodiment of the present invention. In addition, this embodiment is described with the case of " gas as the last name gas. a. In FIG. 1, an upper electrode 2 and a crystal base 3 are provided in the processing chamber 1. This crystal base 3 also serves as a lower electrode. The upper electrode 2 is provided with a gas ejection hole 2a for introducing an etching gas into the processing chamber. In addition, the crystal base 3 is supported by four crystal base supporting tables, and the crystal base supporting table 4 is fixed in the processing chamber 丨 via the insulating plate 5. Plasma crystal seat 3. A refrigerant chamber 10 is provided on the support stand 4 and a refrigerant such as liquid nitrogen passes through the refrigerant supply pipe 10a and the refrigerant discharge pipe 10b to circulate inside the refrigerant chamber 10. In addition, the wafer W can be cooled by the heat and cold transmitted to the wafer w through the wafer support table 4 and the wafer holder 3 '. An electrostatic suction base 6 is provided on the pedestal 3, and the electrostatic suction base 6 has a structure in which a conductive layer 7 is sandwiched between polyimide films 8a and 8b. Here, the conductive layer 7 is connected to a DC high-voltage power source 12 ′. By supplying a DC high voltage to the conductive layer 7, a Coulomb force is applied to the wafer boundary, and the wafer w can be fixed on the wafer base 3. In addition, a gas passage 9 filled with helium (He) gas is provided on the crystal base 3 and the electrostatic suction base 6. 'The helium (He) gas is sprayed to the back surface of the wafer W through this gas passage 9-10- Chinese National Standard (5 ^ ϋ ^ 10χ 297 mm)
裝 訂Binding
1223341 A71223341 A7
把可~卻糸日曰座3上所放置的晶圓W。於此,氣體通路9 透過流I凋整閥16a及開關閥16b連接氦(He)氣體供應源 16,可控制晶圓…背面之氦(He)氣壓力。 、“ 々於處理罜1,設有氣體供應管la及排氣管lb。氣體供應 管la係透過流量調整閥14a、15a及開關闕丨仙、i5b,連接 CF4氣體供應源14及^氣體供應源15。排氣管化係連接真 空泵。藉由此真空泵排除處理室丨内氣體,可調節處理室、工 的壓力。處理室1的四周設有水平磁場形成磁石13,藉由 處理罜1内施以磁場,將高密度化電漿,可有效率地進行 Ί虫刻。 進仃多孔質絕緣膜蝕刻時,於晶座3上放置孔質絕緣膜 所形成之晶圓W,並利用靜電吸座6做固定。 其次,排除處理室丨的氣體,調節處理室丨内壓力,同時 開啟f關閥i4b、15b,對處理室!内灌入以4氣體及^氣 體。精由流量調整閥14a、15a可調節CF4氣體與Μ氣體之 流量比。 其久對日日座3供給來自高頻電源11之rf功率,電漿化 蝕氣把進行多孔質絕緣膜的蝕刻。此時,開啟開關閥 1/\對氣體通路9灌入氦氣體,藉由從氣體通路9喷出此氦 氣:,可冷卻晶圓w。另外,藉由流量調整閥i以調節氦氣 月豆壓力,可控制晶圓W的冷卻溫度。 進仃多孔質絕緣膜蝕刻時的條件,其RF功率密度為〇·25 〇·50 W/cm ’處理室!内的壓力為15〇〜3〇〇 mT〇rr。如上 所述 方面抑制突起的發生,一方面可依任意的深度蝕 -11- 1223341 A7 ___B7 五、發明説明(9 ) 刻多孔質絕緣膜。 此外,多孔質絕緣膜,係指如多孔氫矽倍半氧烷HSQ (hydrogen silsesquioxane)類、多孔甲基矽倍半氧烷MSQ (methyl silsesquioxane)類、多孔有機材料、或多孔二氧化 碎(Si〇2),且其密度為1.3g/cm3以下。 另外,上述之實施形態,係針對使用磁控管RIE裝置進 行触刻之方法做說明,其亦可適用ECR(電子迴旋共振)電 漿蝕刻裝置、HEP(螺旋波激發電漿)蝕刻裝置、icp(感應 式搞合電漿)蚀刻裝置、TCP(變壓摘式電漿)蚀刻裝置等。 以下,一面參閱有關本發明之實施例的實驗資料一面做 說明。另外’以下的實施例係使用圖2(a)的樣本,以圖1的 蝕刻裝置進行蝕刻。於圖2(a),依氮化矽膜21、多孔MSQ 膜22、防止反射膜23之順序層積,於防止反射膜23上,層 積線與芝間所形成的光阻膜24。氮化矽膜2 1的膜厚為300 nm’多孔MSQ膜22膜厚為600 nm,防止反射膜23的膜厚為 75 nm,光阻膜24的膜厚為540 nm。 圖2(b)〜(d),其顯示有關一種本發明之實施例的蚀刻結 果與先如例比較之斷面圖。於此,先前例1的姓刻條件, 係使用流量比10/50/200/200 seem之〇4?8與N2與C0與Ar的 混合氣體。另外,設定RF功率為1500 W,廢力為35 mTorr,晶圓背面的He壓力於中心為7 Torr,於邊緣為40 Torr,頂端與壁面溫度為60°C,底端溫度為40°C,蚀刻20 秒。此外,電極間間隔為37 mm,陽極直徑為260 mm。 此情形,於線與空間為0.25 μιη/0·25 /xm的圖案,多孔 -12- 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公釐) 1223341 A7 B7 五、發明説明(10 ) MSQ膜22只蝕刻深度方向395.8 nm,於線與空間為0.25 μιη/1·25 μπι的圖案,多孔MSQ膜22只蝕刻深度方向458.3 nm。此時的姓刻率,於線與空間0.25 μηι/0.25 μπι的圖案 為1 1 87.4 nm/秒,於線與空間0·25 μιη/1.25 μιη的圖案為 1 3 75 nm/秒。此外,如圖2(b)所示,任何的線與空間,其 於姓刻面都將產生突起。 另外,先前例2的蝕刻條件,係使用流量比80/160/20 seem之CF4與Ar與02的混合氣體。此外,設定RF功率為500 W,壓力為40 mTorr,晶圓背面的He塵:力於中心為7 Torr, 於邊緣為40 Torr,頂端與壁面溫度為60°C,底端溫度為40 °C,蝕刻20秒。 此情形,於線與空間為0.25 μιη/0·25 μηι的圖案,多孔 MSQ膜22只蝕刻深度方向270.8 nm,於線與空間為0.25 // m/1.2 5 /xm的圖案,多孔MSQ膜22只蝕刻深度方向302 nir^此時的蚀刻率,於線與空間0.25 /xm/0.25 μηι的圖案 為812.4 nm/秒,於線與空間0.25 μιτι/1·25 /xm的圖案為906 nm/秒。另外,如圖2( c )所示,任何的線與空間,其於蝕 刻面都將產生突起。 此外,本次的實施例之蝕刻條件,係使用流量比80/1 60 seem之CF4與Ar的混合氣體。另外,設定RF功率為500 W,壓力為150 mTorr,晶圓W背面的He壓力於中心為7 Torr,於邊緣為40 Torr,頂端與壁面溫度為60°C,底端溫 度為40°C,蝕刻35秒。 此情形,於線與空間為0·25 μιη/0·25 μιη的圖案,多孔 -13- 本紙張尺度適用中國國家標準(CNS) Α4規格(210X 297公釐)The wafer W placed on the seat 3 can be placed on the next day. Here, the gas passage 9 is connected to the helium (He) gas supply source 16 through the flow I reforming valve 16a and the on-off valve 16b, and can control the pressure of the helium (He) gas on the back of the wafer ... "" In processing 罜 1, a gas supply pipe la and an exhaust pipe lb are provided. The gas supply pipe la is connected to the CF4 gas supply source 14 and the gas supply source 15 through the flow adjustment valves 14a and 15a and the switches 仙 and i5b. The exhaust pipe is connected to a vacuum pump. With this vacuum pump, the gas in the processing chamber 丨 can be removed, and the pressure in the processing chamber and the process can be adjusted. A horizontal magnetic field forming magnet 13 is set around the processing chamber 1 and is applied in the processing chamber 1. Magnetic field can increase the density of plasma to efficiently carry out worm engraving. When the porous insulating film is etched, the wafer W formed by the porous insulating film is placed on the crystal base 3, and the electrostatic absorption base 6 is used. Secondly, remove the gas from the processing chamber, adjust the pressure in the processing chamber, and open the f-close valves i4b, 15b at the same time, fill the processing chamber with 4 gas and ^ gas. Fine flow control valves 14a, 15a The flow rate ratio of CF4 gas to M gas can be adjusted. It supplies the rf power from high-frequency power source 11 to sun seat 3 for a long time, and the plasma etching gas is used to etch the porous insulating film. At this time, open the on-off valve 1 / \ Put helium gas into the gas path 9 by This helium gas is ejected from the body passage 9: to cool the wafer w. In addition, the flow temperature adjustment valve i can be used to adjust the pressure of the helium gas to control the cooling temperature of the wafer W. When the porous insulating film is etched Under the conditions, the RF power density is 0.25 0 · 50 W / cm 'in the processing chamber! The pressure in the processing chamber is 150 ~ 300 mT0rr. As mentioned above, the occurrence of protrusions can be suppressed, and on the one hand, it can be performed at any depth. Eclipse-11- 1223341 A7 ___B7 V. Description of the invention (9) A porous insulating film is etched. In addition, a porous insulating film refers to, for example, porous hydrogen silsesquioxane (HSQ), porous methyl silsesquioxane MSQ (methyl silsesquioxane), porous organic material, or porous dioxide (SiO2), and its density is 1.3 g / cm3 or less. In addition, the above embodiment is performed using a magnetron RIE device. The method of engraving is described, and it can also be applied to ECR (electron cyclotron resonance) plasma etching device, HEP (spiral wave excited plasma) etching device, ICCP (inductive plasma mixing) etching device, TCP (variable pressure extraction) Type plasma) etching device, etc. The following is a reference The experimental data related to the embodiment of the present invention will be described below. In addition, the following embodiment uses the sample of FIG. 2 (a) to etch using the etching apparatus of FIG. 1. In FIG. 2 (a), the silicon nitride film is used. 21. The porous MSQ film 22 and the anti-reflection film 23 are laminated in this order. On the anti-reflection film 23, a photoresist film 24 is formed between the laminated wire and Shiba. The film thickness of the silicon nitride film 21 is 300 nm. The thickness of the porous MSQ film 22 is 600 nm, the thickness of the antireflection film 23 is 75 nm, and the thickness of the photoresist film 24 is 540 nm. Figs. 2 (b) to (d) are cross-sectional views showing the results of etching according to an embodiment of the present invention compared with the conventional example. Here, the condition of the last name of the previous example 1 is a mixed gas with a flow rate of 10/50/200/200 seem to be 0? 8, N2, C0, and Ar. In addition, the RF power is set to 1500 W, the waste force is 35 mTorr, the He pressure on the back of the wafer is 7 Torr at the center, 40 Torr at the edges, the top and wall temperatures are 60 ° C, and the bottom temperature is 40 ° C. Etch for 20 seconds. In addition, the distance between the electrodes is 37 mm, and the anode diameter is 260 mm. In this case, in a pattern with a line and space of 0.25 μιη / 0 · 25 / xm, porous -12- This paper size applies the Chinese National Standard (CNS) A4 specification (210 X 297 mm) 1223341 A7 B7 V. Description of the invention ( 10) The MSQ film 22 is only etched in a depth direction of 395.8 nm, and the pattern is 0.25 μm / 1.25 μm in the line and space. The porous MSQ film 22 is only etched in a depth direction of 458.3 nm. At this time, the surname engraving rate is 1 1 87.4 nm / sec for the pattern of line and space of 0.25 μηι / 0.25 μm, and the pattern for line and space of 0.25 μm / 1.25 μm is 1 3 75 nm / sec. In addition, as shown in Fig. 2 (b), any line and space will have a protrusion on the facet of the surname. In addition, the etching conditions of the previous example 2 are a mixture of CF4, Ar, and 02 with a flow ratio of 80/160/20 seem. In addition, set the RF power to 500 W, the pressure to 40 mTorr, the He dust on the back of the wafer: 7 Torr at the center, 40 Torr at the edges, the top and wall temperatures of 60 ° C, and the bottom temperature of 40 ° C , Etch for 20 seconds. In this case, in a pattern with a line and space of 0.25 μm / 0 · 25 μηι, the porous MSQ film 22 etches only 270.8 nm in the depth direction, and in a pattern with a line and space of 0.25 // m / 1.2 5 / xm, the porous MSQ film 22 Only the depth of 302 nir ^ is etched at this time. The pattern of 0.25 /xm/0.25 μηι in line and space is 812.4 nm / sec, and the pattern of 0.25 μm / 1 · 25 / xm in line and space is 906 nm / sec. . In addition, as shown in FIG. 2 (c), any line and space will have protrusions on the etched surface. In addition, the etching conditions in this example are a mixed gas of CF4 and Ar with a flow rate ratio of 80/1 60 seem. In addition, the RF power is set to 500 W, the pressure is 150 mTorr, the He pressure on the back of wafer W is 7 Torr at the center, 40 Torr at the edges, the top and wall temperatures are 60 ° C, and the bottom temperature is 40 ° C. Etch for 35 seconds. In this case, the pattern with lines and spaces of 0 · 25 μιη / 0 · 25 μιη is porous. -13- This paper size applies to China National Standard (CNS) Α4 (210X 297 mm)
裝 訂Binding
1223341 Α7 Β7 五、發明説明(η MSQ膜22只蚀刻深度方向2 70 · 8 nm,於線與空間為〇 2 5 /xm/l ·0 μηι的圖案。此時的|虫刻率,於線與空間〇 μπι/0·25 /zm的圖案為464.2 nm/秒,於線與空間〇 25 #m/i 〇 /xm的圖案為482·ι nm/秒。此外,如圖2(d)所示,任何的線 與空間’將可抑制蚀刻面的突起。 如此,蝕刻多孔MSQ膜22時,從蝕刻氣體除去〇2氣體, 同時藉由提昇壓力,一方面防止蝕刻率降至實用水準以 下,一方面可抑制蝕刻面的突起。此外,定量表示突起的 大小時’可用(上面高度一底部高度)/(蚀刻深度)算出。 圖3為顯示一種有關本發明實施例之蚀刻特性的壓力依 存性圖。於此實施例,壓力以5〇、U0、300 mT〇rr做變 化,其他的條件與圖2(c)同樣。 於圖3(a),壓力上升時,雖然cd位移量變大,但是突起 減少。另外,於圖3(b),壓力上升時,微載惡化。但是, 即使壓力上升,多孔MSQ膜的情形,即使是線與空間為 0.25 μιη/0·25 μιη及 0.2 5 /xm/0.75 μηι的任一圖案,|虫刻率幾 乎不變化。 因此,藉由提鬲壓力,一方面抑制姓刻率的下降,一方 面可減少姓刻面的突起。於此,從抑制突起的觀點,壓力 最好為50mTorr以上,而且越高越好。 另外,壓力為500 mTorr以上時,因蝕刻形狀變成弓形 所以最好不要超過此壓力。 此外’考慮對CD位移量及微載之不良影響時,壓力最 好為1 50 mTorr〜300 mTorr之範圍。 -14- 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公釐) 12233411223341 Α7 Β7 V. Description of the invention (η MSQ film 22 only etches 2 70 · 8 nm in the depth direction, and the pattern in the line and space is 0 2 5 / xm / l · 0 μηι. At this time, the insect engraving rate is in the line The pattern with space 〇μπι / 0 · 25 / zm is 464.2 nm / second, and the pattern with line and space 〇25 # m / i 〇 / xm is 482 · ι nm / second. In addition, as shown in Figure 2 (d) It is shown that any line and space can suppress the protrusion of the etching surface. In this way, when the porous MSQ film 22 is etched, the 02 gas is removed from the etching gas, and at the same time, by increasing the pressure, the etching rate is prevented from falling below the practical level. On the one hand, the protrusion on the etched surface can be suppressed. In addition, when the size of the protrusion is quantitatively expressed, it can be calculated by (the height of the upper part and the height of the bottom part) / (etching depth). Figure. In this example, the pressure is changed by 50, U0, and 300 mT0rr, and other conditions are the same as in Figure 2 (c). In Figure 3 (a), although the cd displacement increases when the pressure rises, The protrusion is reduced. In addition, as shown in FIG. 3 (b), when the pressure is increased, the micro load is deteriorated. However, even if When the pressure rises, even in the case of a porous MSQ membrane, even in any pattern with a line and space of 0.25 μm / 0 · 25 μm and 0.2 5 /xm/0.75 μm, the worming rate hardly changes. Therefore, by increasing the pressure On the one hand, the decrease in the surname engraving rate can be suppressed, and on the other hand, the protrusion of the surname facet can be reduced. Here, from the viewpoint of suppressing the protrusion, the pressure is preferably 50 mTorr or more, and the higher the better. When the pressure is 500 mTorr or more It is best not to exceed this pressure because the etched shape becomes bow-shaped. In addition, when considering the adverse effects on the amount of CD displacement and micro load, the pressure is preferably in the range of 1 50 mTorr to 300 mTorr. -14- This paper scale applies to China National Standard (CNS) A4 (210 X 297 mm) 1223341
另外,壓力上升時,突起減少,係因壓力上升時,離子 的平均自由步驟變㉙,離子獲得的能量變小,造成離子的 濺鍍力降低所致。 、圖4為顯示一種有關本發明實施例之蝕刻特性的功率 密度依存性圖。於此實施例,RF功率密度以〇15、〇 、 5 W/cm做文化,其他的條件與圖2(c)的條件同樣。另 外’陽極的直徑為260 mm 〇 於圖4(a),RF功率密度下降時,雖然突起減少,但是〔ο 位移量幾乎無影響。因&,藉由降低以功率密度,可減少 蝕刻面的突起。另外,於圖4(b),RF功率密度下降時即 使是線與空間為 0.25 Mm/0.25 μπι&〇·25 μιη/〇75 μιη 的任一 圖案,蝕刻率將降低。 於此,從抑制突起的觀點,RF功率密度最好為〇 5〇 W/cm2以下,但是考慮蝕刻率降低時,奸功率密度最好於 0.25〜0.50 W/cm2之範圍。 、 另外’ RF功率密度下降時,突起減少’係因RF功率密 度下降時,離子獲得的能量變小,造成離子的濺鍍力降低 所致。 圖5為顯不一種有關本發明實施例之蝕刻特性的〇2流量 依存性圖。於此實施例,Ο:流量以〇、1〇、2〇、4〇 SCcm做 變化,其他的條件與圖2(c)的條件同樣。 於圖5(a),〇2流量下降時,cD位移量及突起皆減少。另 外’於圖5(b) ’無混合ο:時,其與混合〇2時比較,即使線 與^間為0.25 μπι/0·25//ηι&0·25 μηι/0·75 以111的任一圖案, -15- 本紙張尺度適用中國國家標準(CNS) Α4規格(210 X 297公釐) 1223341 A7 B7 五、發明説明(13 ) 雖然蝕刻率降低,但是微載將獲得改善。 因此,藉由降低〇2流量,一方面確保某程度的蝕刻率的 下降,一方面可減少蚀刻面的突起。因此,從抑制突起的 觀點,〇2流量最好為〇,藉由〇2流量為〇,亦可改善CD位 移量及微載。但是,02流量未必為0,即使混合某程度的 〇2,亦可抑制突起於實用上無問題之水準。因此,混合02 的情形,對CF4氣體之02氣體的流量比最好為0.25以下。 另外,亦可對整個氣體的流量設定〇2氣體的流量比,此情 形,〇2氣體流量比最好為〇.〇8以下。 此外,02的流量增加時,突起增加,.係因多孔MSQ,對 於’-O-Si-O-’的主鏈於側鏈結合有機基(主要為,CH3’)。亦 即,於蝕刻氣體中存在02氣體時,有機基所含的碳成分與 〇2氣體反應產生結合能量高的f C- CT,造成碳成分從多孔 MSQ脫出所致。 圖6為顯示一種有關本發明實施例之蝕刻特性的底端溫 度依存性圖。於此實施例,晶圓W的底端溫度以0、40、 80°C做變化,其他的條件與圖2(c)的條件同樣。 於圖6(a),底端溫度上升時,雖然CD位移量變大,但是 對突起幾乎無影響。另外,於圖6(b),底端溫度對微載及 蝕刻率幾乎無影響。 因此,從抑制突起的觀點,底端溫度可上定任何溫度, 但是從抑制CD位移量的觀點,底端溫度最好低溫。此情 形,底端溫度最好40°C以下。 此外,於上述的實施例,係關於使用CF4類氣體做說 -16- 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公釐) 1223341In addition, when the pressure is increased, the protrusions are reduced. This is because the average free step of the ions is reduced when the pressure is increased, and the energy obtained by the ions is reduced, resulting in a decrease in the sputtering power of the ions. Fig. 4 is a graph showing a power density dependency of an etching characteristic according to an embodiment of the present invention. In this embodiment, the RF power density is cultured at 0.15, 0, and 5 W / cm, and other conditions are the same as those in FIG. 2 (c). In addition, the diameter of the 'anode is 260 mm. As shown in FIG. 4 (a), when the RF power density is reduced, although the protrusion is reduced, [ο the amount of displacement has almost no effect. Because & reduces the power density, the protrusion on the etched surface can be reduced. In addition, as shown in Fig. 4 (b), when the RF power density decreases, even if the line-and-space pattern is any one of 0.25 Mm / 0.25 μm & 0.25 μm / 〇75 μm, the etching rate will decrease. Here, from the viewpoint of suppressing protrusions, the RF power density is preferably 0.50 W / cm2 or less, but when the etching rate is reduced, the power density is preferably in the range of 0.25 to 0.50 W / cm2. In addition, when the RF power density is reduced, the protrusions are reduced because the energy obtained by the ions is reduced when the RF power density is decreased, and the sputtering power of the ions is reduced. Fig. 5 is a graph showing the dependence of the flow rate of θ2 on the etching characteristics of the embodiment of the present invention. In this embodiment, 0: The flow rate is changed by 0, 10, 20, and 40 SCcm, and other conditions are the same as those in FIG. 2 (c). In Fig. 5 (a), when the flow rate of 〇2 decreases, both the amount of cD displacement and the protrusion decrease. In addition, in Fig. 5 (b), when there is no mixing, it is compared with that when mixing, even if the line-to-line distance is 0.25 μπι / 0 · 25 // ηι & 0 · 25 μηι / 0 · 75 to 111. Any pattern, -15- This paper size applies Chinese National Standard (CNS) A4 specification (210 X 297 mm) 1223341 A7 B7 V. Description of the invention (13) Although the etching rate is reduced, the micro load will be improved. Therefore, by reducing the flow rate of 0, it is possible to reduce the etching rate to a certain extent and to reduce the protrusion on the etched surface. Therefore, from the viewpoint of suppressing protrusions, the flow rate of 0 is preferably 0, and the flow rate of CD and the micro load can also be improved by the flow rate of 0. However, the 02 flow rate is not necessarily 0, and even if a certain degree of 〇2 is mixed, the protrusion can be suppressed to a practically problem-free level. Therefore, when mixing 02, the flow rate ratio of 02 gas to CF4 gas is preferably 0.25 or less. In addition, it is also possible to set a flow rate ratio of 〇2 gas for the flow rate of the entire gas. In this case, the flow rate ratio of 〇2 gas is preferably 0.08 or less. In addition, as the flow rate of 02 increases, protrusions increase. Because of the porous MSQ, an organic group (mainly, CH3 ') is bonded to the side chain of the main chain of' -O-Si-O- '. That is, when 02 gas is present in the etching gas, the carbon component contained in the organic group reacts with the 02 gas to generate f C-CT with high binding energy, which is caused by the release of the carbon component from the porous MSQ. Fig. 6 is a graph showing the bottom temperature dependence of the etching characteristics in accordance with an embodiment of the present invention. In this embodiment, the temperature of the bottom end of the wafer W is changed at 0, 40, and 80 ° C. Other conditions are the same as those in FIG. 2 (c). As shown in Fig. 6 (a), when the temperature at the bottom end rises, the amount of CD displacement increases, but it has little effect on the protrusions. In addition, in Fig. 6 (b), the bottom temperature has almost no effect on the micro load and the etching rate. Therefore, from the viewpoint of suppressing protrusions, the bottom temperature can be set to any temperature, but from the viewpoint of suppressing the amount of CD displacement, the bottom temperature is preferably low. In this case, the bottom temperature is preferably below 40 ° C. In addition, in the above-mentioned embodiment, the use of CF4 gas is described. -16- This paper size is applicable to China National Standard (CNS) A4 (210 X 297 mm) 1223341
明,只要是氟碳化合物系氣體皆可。例如,亦可使用C2F6 類=體、c3f6類氣體、匕匕類氣體、C4F8類氣體、匕匕類 氣體、CHF3類氣體、或類氣體。另外,於此些氣體 亦可混合C0或%。另外,亦可使用He等其他惰性氣體取 代八1>。例如,〇^8氣體與八1*與^以5:1000:150的流量比混 合,以RF功率密度0.25〜〇 5〇 w/cm2、壓力15〇〜3〇〇 mTon:,可抑制多孔質絕緣膜的突起。As long as it is a fluorocarbon-based gas, it may be used. For example, C2F6 type gas, c3f6 type gas, dagger type gas, C4F8 type gas, dagger type gas, CHF3 type gas, or similar gas may also be used. In addition, these gases may be mixed with CO or%. Alternatively, other inert gases such as He may be used instead of Ba < 1 >. For example, 〇 ^ 8 gas and 11 * and ^ are mixed at a flow rate ratio of 5: 1000: 150, and RF power density is 0.25 to 0500w / cm2, and pressure is 15 to 300mTon :, which can suppress porosity. Protrusion of insulating film.
圖7為顯示一種有關本發明實施例之雙道金屬鑲嵌製造 方法的斷面圖。於圖7(a),下層領域31上形成多孔質絕緣 膜32及光阻膜33 ,藉由光微影技術,於光阻膜33形成適用 導通孔B1之開孔部⑴。另外,下層領域31 或A1等的下層配線層。 ^CU 其次,如圖7(b)所示,此光阻膜33作為罩幕,藉由進行 RIE等蝕刻E1,於多孔質絕緣膜32形成開口至下層領域 表面的導通孔B1。 其次,如圖7(c)所示,去除光阻膜33,全面塗佈光阻膜 34。之後,藉由光微影技術,於光阻膜34形成適用配線溝 T1之開孔部H2。 其次,如圖7(d)所示,此光阻膜34作為罩幕,藉由至多 孔質絕緣膜32的途中進行RIE、等蝕刻e2,於多孔質絕緣2 32形成配線溝T1。 於此,蝕刻E2的蚀刻條件,係使用〇1;4氣體及Ar之混合 氣體’設定RF功率在、度為0·25〜〇·5〇 W/cm2、壓力為15〇〜 300 mTorr。如上所述,即使於多孔質絕緣膜”的途中結束 -17· 本紙張尺度適用中國國家標準(CNS) A4規格(210X297公釐) "—----- 1223341Fig. 7 is a sectional view showing a method of manufacturing a two-lane metal damascene according to an embodiment of the present invention. In FIG. 7 (a), a porous insulating film 32 and a photoresist film 33 are formed on the lower layer area 31, and an opening portion 适用 is formed in the photoresist film 33 for the via hole B1 by a photolithography technique. In addition, a lower-layer wiring layer such as the lower-layer area 31 or A1. ^ CU Next, as shown in FIG. 7 (b), the photoresist film 33 is used as a mask, and E1 is etched by RIE or the like to form a through hole B1 in the porous insulating film 32 to the surface of the lower layer. Next, as shown in FIG. 7 (c), the photoresist film 33 is removed, and the photoresist film 34 is completely coated. After that, through the photolithography technique, an opening H2 is formed in the photoresist film 34 for the wiring trench T1. Next, as shown in FIG. 7 (d), the photoresist film 34 serves as a mask, and RIE and iso-etching e2 are performed in the middle of the porous insulating film 32 to form a wiring trench T1 in the porous insulating 2 32. Here, the etching conditions for etching E2 are based on the use of a mixed gas of 0; 4 gas and Ar ', and the RF power is set at a degree of 0.25 to 0.50 W / cm2 and a pressure of 15 to 300 mTorr. As mentioned above, even if the porous insulation film is finished on the way -17 · This paper size applies the Chinese National Standard (CNS) A4 specification (210X297 mm) " —----- 1223341
蝕刻E2的情形,於階差D1可防止突起的產生。 其次,除去光阻34 ,全面堆積“或乂等導電性材料。之 後’藉由CMP(化學性機械研磨)等,平坦化此導電性材料 的表面,並同時形成導通孔與配線。於此,階差m上因無 突起’所以可提高於階差D1上所形成的配線之密接性,並 可抑制由突起所產生之微粒等。 如此,根據上述的雙道金屬鑲嵌製造方法,即使去除氮 化矽膜等阻擋膜的情形,一方面可抑制多孔質絕緣膜32蝕 刻時的突起,一方面可於多孔質絕緣膜32形成導通孔B丨與 配線溝T1。因此,使多孔質絕緣膜32的比介電率降低,可 抑制配線的傳送延遲。另外,氮化矽膜等阻擋膜因於多孔 質絕緣膜32間不存在,所以蝕刻多孔質絕緣膜32時不須考 慮阻擔膜與多孔質絕緣膜3 2的選擇比。因此,使用ρ /匸比 更大的CF4類氣體取代類氣體,將可蝕刻多孔質絕緣 膜32 ’並可提昇蝕刻多孔質絕緣膜32時的蝕刻率。 如上所述’根據本發明,可抑制多孔質絕緣膜的突起之 產生。 產業上之利用可能性 關於本發明之多孔質絕緣膜的蝕刻方法、雙道金屬鑲嵌 製造方法及半導體裝置,可使用於進行半導體裝置製造之 半導體製造產業等。於是,具有產業上之利用可能性。 元件符號說明 1 處理室 lb 排氣管 la 氣體供給管 2 上部電極 -18- 本紙張尺度適用中國國家標準(CNS) A4規格(210 X 297公釐) 1223341 A7 B7 五、發明説明(16 ) 2a 噴出孔 22 多孔MSQ膜 3 晶座 23 反射防止膜 4 晶座支撐台 24 光阻膜 5 絕緣板 31 下層區域 6 靜電吸座 32 多孔質絕緣膜 7 導電層 33 光阻膜 8a 聚酿亞胺膜 34 光阻膜 8b 聚醯亞胺膜 41 下層領域 9 氣體通硌 42 多孔質絕緣膜 10 冷媒室 43 氮化矽膜 10a 冷媒供給管 44 多孔質緣膜 10b 冷媒排出管 45 光阻膜 11 南頻電源 46 導通孔 13 水平磁場形成磁石 47 配線 14 cf4氣體供給源 B1 導通孔 14a 流量調整閥 B2 導通孔 14b 流调整閥 D1 階差 15 Ar氣體供給源 D2 階差 15a 流量調整閥 E1 名虫刻 15b 開閉閥 E2 1虫刻 16 He氣體供給源 E3 I虫刻 16a 流量調整閥 H1 開孔部 16b 開閉閥 H2 開孔部 21 氮化矽膜 H3 開孔部 -19- 本紙張尺度適用中國國家標準(CNS) A4規格(210X 297公釐) 1223341 A7 B7 五、發明説明(17 ) H4 開孔部 SP 突起 T1 配線溝 W 晶圓 T2 配線溝 -20- 本紙張尺度適用中國國家標準(CNS) A4規格(210 x 297公釐)In the case of etching E2, the step D1 can prevent the generation of protrusions. Next, the photoresist 34 is removed, and a conductive material such as yttrium is fully deposited. After that, the surface of the conductive material is planarized by CMP (chemical mechanical polishing) and the like, and vias and wirings are simultaneously formed. Since there are no protrusions on the step difference m, the adhesion of the wiring formed on the step difference D1 can be improved, and particles and the like generated by the protrusions can be suppressed. Thus, according to the above-mentioned two-channel metal damascene manufacturing method, even if nitrogen is removed In the case of a barrier film such as a silicon film, on the one hand, protrusions during etching of the porous insulating film 32 can be suppressed, and on the other hand, via holes B 丨 and wiring trenches T1 can be formed in the porous insulating film 32. Therefore, the porous insulating film 32 The specific permittivity is reduced, and the transmission delay of the wiring can be suppressed. In addition, since a barrier film such as a silicon nitride film does not exist between the porous insulating films 32, it is not necessary to consider the barrier film and the porous film when etching the porous insulating film 32. The selection ratio of the quality insulating film 32. Therefore, using a CF4 type gas with a larger ρ / 匸 ratio instead of the type gas will etch the porous insulating film 32 ′ and increase the etching rate when the porous insulating film 32 is etched. According to the present invention, it is possible to suppress the generation of protrusions of the porous insulating film. Industrial Applicability The etching method, the two-layer metal inlay manufacturing method, and the semiconductor device of the porous insulating film of the present invention can be used for Semiconductor manufacturing industry for semiconductor device manufacturing, etc. Therefore, it has industrial use possibilities. Explanation of component symbols 1 Processing chamber lb Exhaust pipe la Gas supply pipe 2 Upper electrode -18- This paper size applies to China National Standard (CNS) A4 Specifications (210 X 297 mm) 1223341 A7 B7 V. Description of the invention (16) 2a Ejection hole 22 Porous MSQ film 3 Crystal holder 23 Anti-reflection film 4 Crystal holder support 24 Photoresistive film 5 Insulating plate 31 Lower area 6 Electrostatic absorption Block 32 Porous insulating film 7 Conductive layer 33 Photoresist film 8a Polyimide film 34 Photoresist film 8b Polyimide film 41 Lower layer area 9 Gas communication 42 Porous insulation film 10 Refrigerant chamber 43 Silicon nitride film 10a Refrigerant supply tube 44 Porous edge film 10b Refrigerant discharge tube 45 Photoresist film 11 South frequency power supply 46 Via hole 13 Horizontal magnetic field forming magnet 47 Wiring 14 cf4 gas Feed source B1, through-hole 14a, flow adjustment valve B2, through-hole 14b, flow adjustment valve D1, step 15 Ar gas supply source D2, step 15a, flow adjustment valve E1, insect cut 15b, on-off valve E2 1 insect cut 16 He gas supply source E3 I insect cut 16a Flow regulating valve H1 opening portion 16b On-off valve H2 opening portion 21 Silicon nitride film H3 opening portion -19- This paper size applies to China National Standard (CNS) A4 specification (210X 297 mm) 1223341 A7 B7 V. Description of the invention (17) H4 cutout SP protrusion T1 wiring groove W wafer T2 wiring groove -20- This paper size applies to China National Standard (CNS) A4 specification (210 x 297 mm)
Claims (1)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000380813 | 2000-12-14 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TWI223341B true TWI223341B (en) | 2004-11-01 |
Family
ID=18848930
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW090131085A TWI223341B (en) | 2000-12-14 | 2001-12-14 | Method of etching porous insulating film, dual damascene process, and semiconductor device |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JPWO2002049089A1 (en) |
| AU (1) | AU2002222632A1 (en) |
| TW (1) | TWI223341B (en) |
| WO (1) | WO2002049089A1 (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102004017533A1 (en) * | 2003-05-03 | 2005-01-13 | Trikon Technologies Limited, Newport | Method for etching porous dielectric |
| JP4963156B2 (en) * | 2003-10-03 | 2012-06-27 | 株式会社半導体エネルギー研究所 | Method for manufacturing semiconductor device |
| US6949460B2 (en) * | 2003-11-12 | 2005-09-27 | Lam Research Corporation | Line edge roughness reduction for trench etch |
| JP4523351B2 (en) * | 2004-07-14 | 2010-08-11 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
| JP4643975B2 (en) * | 2004-11-26 | 2011-03-02 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
| JP5103025B2 (en) * | 2006-02-10 | 2012-12-19 | 九州電通株式会社 | Method for removing surface layer of silicon wafer |
| JP6499001B2 (en) | 2015-04-20 | 2019-04-10 | 東京エレクトロン株式会社 | Method for etching a porous membrane |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH06163470A (en) * | 1992-11-24 | 1994-06-10 | Sumitomo Metal Ind Ltd | Etching method |
| JP3525788B2 (en) * | 1999-03-12 | 2004-05-10 | セイコーエプソン株式会社 | Method for manufacturing semiconductor device |
| JP4207303B2 (en) * | 1999-04-07 | 2009-01-14 | ソニー株式会社 | Semiconductor device and manufacturing method thereof |
-
2001
- 2001-12-13 WO PCT/JP2001/010933 patent/WO2002049089A1/en not_active Ceased
- 2001-12-13 JP JP2002550303A patent/JPWO2002049089A1/en not_active Withdrawn
- 2001-12-13 AU AU2002222632A patent/AU2002222632A1/en not_active Abandoned
- 2001-12-14 TW TW090131085A patent/TWI223341B/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| AU2002222632A1 (en) | 2002-06-24 |
| WO2002049089A1 (en) | 2002-06-20 |
| JPWO2002049089A1 (en) | 2004-04-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6962879B2 (en) | Method of plasma etching silicon nitride | |
| JP4657458B2 (en) | Techniques for etching low-capacity dielectric layers | |
| JP4813755B2 (en) | Method for plasma etching organic antireflection coating | |
| US6297163B1 (en) | Method of plasma etching dielectric materials | |
| US20070224803A1 (en) | Methods for etching a dielectric barrier layer with high selectivity | |
| WO2000003432A1 (en) | Plasma etch process of a dielectric multilayer structure particularly useful for dual damascene | |
| TW200405467A (en) | An oxide etching process for etching an oxide layer over a nitride layer | |
| TW529105B (en) | Etching method of organic based insulating film and dual damascene process | |
| JP2002525840A (en) | In situ integrated oxide etching process especially useful for copper dual damascene | |
| JP4477750B2 (en) | Etching method | |
| TW201405662A (en) | Sidewall and chamfer protection for interconnected hard mask removal | |
| JP2008198659A (en) | Plasma etching method | |
| KR20080006457A (en) | Plasma Etching Method and Computer-readable Storage Media | |
| KR100782632B1 (en) | Etching Method of Insulating Film | |
| JP4451934B2 (en) | Method and integrated circuit for etching a conductive layer | |
| JP2007194284A (en) | Plasma treatment method, plasma treatment device, and storage medium | |
| JP2004111779A (en) | Organic insulating film etching method and semiconductor device manufacturing method | |
| TWI223341B (en) | Method of etching porous insulating film, dual damascene process, and semiconductor device | |
| JP5161461B2 (en) | Selectivity control method in plasma processing system | |
| CN101447426B (en) | Plasma etching method | |
| JP2004500696A (en) | Self-aligned contacts for semiconductor devices | |
| JP4615290B2 (en) | Plasma etching method | |
| JP2001102449A (en) | Dual damascene etching method and semiconductor manufacturing method using the same | |
| JP3780204B2 (en) | Barrier metal film or adhesion layer forming method and wiring forming method | |
| JP2003163205A (en) | Oxide film etching method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Annulment or lapse of patent due to non-payment of fees |