[go: up one dir, main page]

TWI263265B - Method for fabricating ultra-high tensile-stressed film and strained-silicon transistors thereof - Google Patents

Method for fabricating ultra-high tensile-stressed film and strained-silicon transistors thereof

Info

Publication number
TWI263265B
TWI263265B TW094141206A TW94141206A TWI263265B TW I263265 B TWI263265 B TW I263265B TW 094141206 A TW094141206 A TW 094141206A TW 94141206 A TW94141206 A TW 94141206A TW I263265 B TWI263265 B TW I263265B
Authority
TW
Taiwan
Prior art keywords
high tensile
strained
silicon transistors
nitride film
stressed film
Prior art date
Application number
TW094141206A
Other languages
English (en)
Other versions
TW200629370A (en
Inventor
Neng-Kuo Chen
Teng-Chun Tsai
Chien-Chung Huang
Tsai-Fu Chen
Wen-Han Hung
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Publication of TW200629370A publication Critical patent/TW200629370A/zh
Application granted granted Critical
Publication of TWI263265B publication Critical patent/TWI263265B/zh

Links

Classifications

    • H10P14/69433—
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/30—Deposition of compounds, mixtures or solid solutions, e.g. borides, carbides, nitrides
    • C23C16/34—Nitrides
    • C23C16/345—Silicon nitride
    • C—CHEMISTRY; METALLURGY
    • C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/56—After-treatment
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/791—Arrangements for exerting mechanical stress on the crystal lattice of the channel regions
    • H10D30/792—Arrangements for exerting mechanical stress on the crystal lattice of the channel regions comprising applied insulating layers, e.g. stress liners
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/01—Manufacture or treatment
    • H10D64/021—Manufacture or treatment using multiple gate spacer layers, e.g. bilayered sidewall spacers
    • H10P14/6538—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0223—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate
    • H10D30/0227—Manufacture or treatment of FETs having insulated gates [IGFET] having source and drain regions or source and drain extensions self-aligned to sides of the gate having both lightly-doped source and drain extensions and source and drain regions self-aligned to the sides of the gate, e.g. lightly-doped drain [LDD] MOSFET or double-diffused drain [DDD] MOSFET
    • H10P14/6336—
    • H10P14/6682—

Landscapes

  • Chemical & Material Sciences (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Inorganic Chemistry (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Formation Of Insulating Films (AREA)
TW094141206A 2005-02-13 2005-11-23 Method for fabricating ultra-high tensile-stressed film and strained-silicon transistors thereof TWI263265B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US59378105P 2005-02-13 2005-02-13

Publications (2)

Publication Number Publication Date
TW200629370A TW200629370A (en) 2006-08-16
TWI263265B true TWI263265B (en) 2006-10-01

Family

ID=36919047

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094141206A TWI263265B (en) 2005-02-13 2005-11-23 Method for fabricating ultra-high tensile-stressed film and strained-silicon transistors thereof

Country Status (3)

Country Link
US (2) US7662730B2 (zh)
CN (1) CN100431111C (zh)
TW (1) TWI263265B (zh)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8138104B2 (en) * 2005-05-26 2012-03-20 Applied Materials, Inc. Method to increase silicon nitride tensile stress using nitrogen plasma in-situ treatment and ex-situ UV cure
US8129290B2 (en) * 2005-05-26 2012-03-06 Applied Materials, Inc. Method to increase tensile stress of silicon nitride films using a post PECVD deposition UV cure
US7566655B2 (en) * 2005-05-26 2009-07-28 Applied Materials, Inc. Integration process for fabricating stressed transistor structure
KR100724573B1 (ko) * 2006-01-06 2007-06-04 삼성전자주식회사 수소원 막을 갖는 반도체소자의 제조방법
US20070264786A1 (en) * 2006-05-11 2007-11-15 Neng-Kuo Chen Method of manufacturing metal oxide semiconductor transistor
JP2007324391A (ja) * 2006-06-01 2007-12-13 Matsushita Electric Ind Co Ltd 半導体装置及びその製造方法
JP2008166518A (ja) * 2006-12-28 2008-07-17 Toshiba Corp 不揮発性半導体記憶装置
US7863201B2 (en) * 2008-03-24 2011-01-04 Samsung Electronics Co., Ltd. Methods of forming field effect transistors having silicided source/drain contacts with low contact resistance
US7906817B1 (en) * 2008-06-06 2011-03-15 Novellus Systems, Inc. High compressive stress carbon liners for MOS devices
KR20110095456A (ko) * 2010-02-19 2011-08-25 삼성전자주식회사 트랜지스터 및 그 제조 방법
GB2489682B (en) * 2011-03-30 2015-11-04 Pragmatic Printing Ltd Electronic device and its method of manufacture
CN102412201A (zh) * 2011-05-13 2012-04-11 上海华力微电子有限公司 一种在半导体器件中提高氮化硅薄膜拉应力的方法
US20130187150A1 (en) * 2012-01-20 2013-07-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
CN103489778B (zh) * 2012-06-11 2016-03-30 中芯国际集成电路制造(上海)有限公司 一种半导体器件的制造方法
US9105490B2 (en) 2012-09-27 2015-08-11 Taiwan Semiconductor Manufacturing Company, Ltd. Contact structure of semiconductor device
US9287138B2 (en) * 2012-09-27 2016-03-15 Taiwan Semiconductor Manufacturing Company, Ltd. FinFET low resistivity contact formation method
US8823065B2 (en) 2012-11-08 2014-09-02 Taiwan Semiconductor Manufacturing Company, Ltd. Contact structure of semiconductor device
US9018108B2 (en) 2013-01-25 2015-04-28 Applied Materials, Inc. Low shrinkage dielectric films
US9580304B2 (en) * 2015-05-07 2017-02-28 Texas Instruments Incorporated Low-stress low-hydrogen LPCVD silicon nitride
CN106409765B (zh) * 2015-07-31 2020-03-10 中芯国际集成电路制造(上海)有限公司 半导体结构及其形成方法
US12428722B2 (en) 2016-02-26 2025-09-30 Versum Materials Us, Llc Compositions and methods using same for deposition of silicon-containing film
CN108766933A (zh) * 2018-05-23 2018-11-06 武汉新芯集成电路制造有限公司 半导体器件及其制作方法
CN112885713A (zh) * 2021-01-29 2021-06-01 合肥维信诺科技有限公司 改善膜质的方法和显示面板
CN113025991B (zh) * 2021-02-26 2022-07-22 长鑫存储技术有限公司 半导体结构的制作方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6277720B1 (en) * 1997-06-30 2001-08-21 Texas Instruments Incorporated Silicon nitride dopant diffusion barrier in integrated circuits
KR100310103B1 (ko) * 1999-01-05 2001-10-17 윤종용 반도체 장치의 제조 방법
US6929831B2 (en) * 2001-09-15 2005-08-16 Trikon Holdings Limited Methods of forming nitride films
US6811831B1 (en) * 2002-11-20 2004-11-02 Silicon Magnetic Systems Method for depositing silicon nitride
US7192894B2 (en) * 2004-04-28 2007-03-20 Texas Instruments Incorporated High performance CMOS transistors using PMD liner stress
US20060105106A1 (en) * 2004-11-16 2006-05-18 Applied Materials, Inc. Tensile and compressive stressed materials for semiconductors
US7544603B2 (en) * 2005-09-22 2009-06-09 United Microelectronics Corp. Method of fabricating silicon nitride layer and method of fabricating semiconductor device

Also Published As

Publication number Publication date
CN1819121A (zh) 2006-08-16
US7655987B2 (en) 2010-02-02
CN100431111C (zh) 2008-11-05
US20080142902A1 (en) 2008-06-19
TW200629370A (en) 2006-08-16
US20060199305A1 (en) 2006-09-07
US7662730B2 (en) 2010-02-16

Similar Documents

Publication Publication Date Title
TWI263265B (en) Method for fabricating ultra-high tensile-stressed film and strained-silicon transistors thereof
TW200710954A (en) Method to increase tensile stress of silicon nitride films by using a post PECVD deposition UV cure
TW200717611A (en) Film formation method and apparatus for semiconductor process
TW200703469A (en) Method to increase the compressive stress of PECVD silicon nitride films
TW200625447A (en) Tensile and compressive stressed materials for semiconductors
SG136030A1 (en) Method for manufacturing compound material wafers and method for recycling a used donor substrate
TW200638463A (en) Method of forming locally strained transistor
WO2008073926A3 (en) Formation of epitaxial layers containing silicon
DE602005024611D1 (de) Verfahren zur Herstellung dual verspannter SOI Substrate
TW200729343A (en) Method for fabricating controlled stress silicon nitride films
GB2456712A (en) Method of forming a semiconductor structure comprising a field effect transistor having a stressed channel region
WO2009120612A3 (en) Semiconductor devices having tensile and/or compressive strain and methods of manufacturing and design structure
GB2474406A (en) Surface treated substrates for top gate organic thin film transistors
TW200739691A (en) Film formation method and apparatus for semiconductor process
WO2006073568A3 (en) MULTI-LAYER HIGH QUALITY GATE DIELECTRIC FOR LOW-TEMPERATURE POLY-SILICON TFTs
TW200723487A (en) Method and system for increasing tensile stress in a thin film using multi-frequency electromagnetic radiation
GB2457411A (en) Stress enhanced transistor and methods for its fabrication
TW200735345A (en) Direct channel stress
TW200614415A (en) Method of improving to deposit dielectric
TW200634976A (en) Method for forming a multiple layer passivation film and a device incorporating the same
WO2008014228A3 (en) Raised sti structure and superdamascene technique for nmosfet performance enhancement with embedded silicon carbon
TWI256129B (en) Integrated circuit with strained and non-strained transistors, and method of forming thereof
TW200642081A (en) Thin film transistor and process thereof
WO2009034963A1 (ja) 半導体製造方法、半導体製造装置および表示装置
TWI268539B (en) Improved isolation structure for strained channel transistors

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent