TW201424215A - Multifunctional digital pulse width modulation controller - Google Patents
Multifunctional digital pulse width modulation controller Download PDFInfo
- Publication number
- TW201424215A TW201424215A TW101145787A TW101145787A TW201424215A TW 201424215 A TW201424215 A TW 201424215A TW 101145787 A TW101145787 A TW 101145787A TW 101145787 A TW101145787 A TW 101145787A TW 201424215 A TW201424215 A TW 201424215A
- Authority
- TW
- Taiwan
- Prior art keywords
- pwm
- signal
- pulse width
- width modulation
- working area
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K7/00—Modulating pulses with a continuously-variable modulating signal
- H03K7/08—Duration or width modulation ; Duty cycle modulation
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/38—Means for preventing simultaneous conduction of switches
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of DC power input into DC power output
- H02M3/22—Conversion of DC power input into DC power output with intermediate conversion into AC
- H02M3/24—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters
- H02M3/28—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC
- H02M3/325—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal
- H02M3/335—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/33507—Conversion of DC power input into DC power output with intermediate conversion into AC by static converters using discharge tubes with control electrode or semiconductor devices with control electrode to produce the intermediate AC using devices of a triode or a transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of the output voltage or current, e.g. flyback converters
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
本發明係有關於一種多功能數位脈衝寬度調變控制器,尤其是依據先前脈衝寬度調變信號之工作區的改變狀態而動態改變目前脈衝寬度調變信號之工作區的解析度。 The invention relates to a multi-function digital pulse width modulation controller, in particular to dynamically changing the resolution of a working area of a current pulse width modulation signal according to a change state of a working area of a previous pulse width modulation signal.
在習知技術中,脈衝寬度調變((Pulse Width Modulation,PWM)技術主要對具有特定頻率的脈衝信號依據特定條件藉改變脈衝寬度以達到信號調變的目的,並以脈衝寬度調變信號驅動電氣裝置或負載電路,比如發光二極體、馬達、電源轉換器的切換元件。一般,脈衝寬度的最小可調變單位稱為解析度,比如頻率為100KHz的脈衝信號,具有1/100K秒的解析度。 In the prior art, Pulse Width Modulation (PWM) technology mainly uses a pulse signal with a specific frequency to change the pulse width according to a specific condition to achieve signal modulation, and is driven by a pulse width modulation signal. Electrical device or load circuit, such as switching elements of light-emitting diodes, motors, power converters. Generally, the minimum adjustable unit of pulse width is called resolution, such as a pulse signal with a frequency of 100KHz, with 1/100K seconds. Resolution.
對用於驅動二切換元件的應用,脈衝寬度調變技術產生二相對應脈衝信號,且脈衝寬度是相互切齊,亦即某一脈衝信號的脈衝為高/低位準時,另一脈衝信號的脈衝為高/低位準,可避免同時導通負載電路的二切換元件造成很大的電流導通而發生短路,導致永久性損壞。 For the application for driving the two switching elements, the pulse width modulation technique generates two corresponding pulse signals, and the pulse widths are mutually aligned, that is, when the pulse of one pulse signal is high/low level, the pulse of the other pulse signal For the high/low level, the two switching elements that simultaneously turn on the load circuit can be prevented from causing a large current conduction and short circuit, resulting in permanent damage.
為達成上述功能,傳統的作法可包括類比電路方式及數位電路方式。在類比電路方式中,PWM頻率由內建oscillator產生,因此無法依據實際應用狀態而任意改變,尤其是無法更改迴授控制中的內部放大器之補償。此外,對於輸出電壓、負載範圍也都是預先設定而不易更改。 In order to achieve the above functions, the conventional method may include an analog circuit method and a digital circuit method. In the analog circuit mode, the PWM frequency is generated by the built-in oscillator, so it cannot be arbitrarily changed according to the actual application state, and in particular, the compensation of the internal amplifier in the feedback control cannot be changed. In addition, the output voltage and load range are also preset and are not easy to change.
對於目前具數位電源功能的數位電路方式,主要是需要利用非常快速的類比至數位(ADC)取樣以產生所需的類比回授訊號,再經由數位信號處理器引擎(DSP engine)進行信號控制,比 如比例-積分-微分(PID)控制。但是,要達到愈高的PWM解析度,就需要愈快的操作頻率,同時ADC取樣率也要非常高,因而導致成本過高,在實際應用上不易達成。 For the current digital circuit mode with digital power function, it is mainly necessary to use very fast analog-to-digital (ADC) sampling to generate the required analog feedback signal, and then perform signal control via a digital signal processor engine (DSP engine). ratio Such as proportional-integral-derivative (PID) control. However, to achieve higher PWM resolution, the faster the operating frequency is required, and the ADC sampling rate is also very high, which leads to excessive cost and is difficult to achieve in practical applications.
此外,習知技術無法提供動態改變二脈衝信號同時為低位準的時間區段以改善負載的電氣特性,比如平均耗電大小。因此,需要一種多功能數位脈衝寬度調變控制器,能動態改變目前脈衝寬度調變信號之工作區的解析度,藉以解決上述習用技術的問題。 In addition, conventional techniques are unable to provide a time segment that dynamically changes the two-pulse signal while being low-level to improve the electrical characteristics of the load, such as the average power consumption. Therefore, there is a need for a multi-function digital pulse width modulation controller that can dynamically change the resolution of the working area of the current pulse width modulation signal, thereby solving the above-mentioned problems of the conventional technology.
本發明之主要目的在於提供一種多功能數位脈衝寬度調變控制器,包括脈波寬度調變控制器、選擇單元、比較單元以及信號轉換單元,其中脈波寬度調變控制器產生二數位脈波寬度調變信號以驅動負載電路,且該二數位脈波寬度調變信號可不具有或具有盲帶區,而盲帶區是指該二數位脈波寬度調變信號同時為低位準時的時間區段。 The main object of the present invention is to provide a multi-function digital pulse width modulation controller, including a pulse width modulation controller, a selection unit, a comparison unit, and a signal conversion unit, wherein the pulse width modulation controller generates a binary pulse wave The width modulation signal is used to drive the load circuit, and the two-digit pulse width modulation signal may have or have a blind band region, and the blind band region refers to a time segment when the two-digit pulse width modulation signal is simultaneously low. .
選擇單元包括至少一選擇器,比較單元包括至少一比較器,而信號轉換單元包括至少一數位至類比轉換器。每個數位至類比轉換器接收具有某一靜態位準或是變動的參考信號,並轉換成相對應的參考電壓及/或參考電流。每個比較器接收參考電壓及/或參考電流,且接收來自負載電路的特定回授信號,並進行比較處理以產生相對應的比較信號,係具有低位準或高位準的數位信號。每個選擇器接收上述的比較信號,並選取其中某一比較信號以當作數入信號而輸入至脈波寬度調變控制器。脈波寬度調變控制器可同時接收由使用者或系統設定的其他參數,用以控制數位脈波寬度調變信號的特性,可改善負載電路的整體電氣操作特性。 The selection unit includes at least one selector, the comparison unit includes at least one comparator, and the signal conversion unit includes at least one digit to analog converter. Each digit to analog converter receives a reference signal having a certain static level or variation and converts it to a corresponding reference voltage and/or reference current. Each comparator receives a reference voltage and/or a reference current and receives a specific feedback signal from the load circuit and performs a comparison process to generate a corresponding comparison signal, which is a digital signal having a low level or a high level. Each selector receives the above comparison signal and selects one of the comparison signals to be input to the pulse width modulation controller as a digital input signal. The pulse width modulation controller can simultaneously receive other parameters set by the user or the system to control the characteristics of the digital pulse width modulation signal, and can improve the overall electrical operation characteristics of the load circuit.
以下配合圖式及元件符號對本發明之實施方式做更詳細的說明,俾使熟習該項技藝者在研讀本說明書後能據以實施。 The embodiments of the present invention will be described in more detail below with reference to the drawings and the <RTIgt; </ RTI> <RTIgt; </ RTI> <RTIgt; </ RTI> <RTIgt; </ RTI> <RTIgt;
參閱第一圖,本發明多功能數位脈衝寬度調變控制器的示意圖。如第一圖所示,本發明的多功能數位脈衝寬度調變控制器包括脈波寬度調變(PWM)控制器10、選擇單元20、比較單元30以及信號轉換單元40,其中PWM控制器10產生至少二數位PWM信號,比如DPWM及nDPWM,用以驅動負載電路50,而負載電路50包括二功率電晶體,比如金氧半場效電晶體(MOSFET),用以接收數位PWM信號DPWM及nDPWM,藉以達成單端輸出模式(Single-Ended Output Mode)或推拉輸出模式(Push-Pull Output Mode),且單端輸出模式的二數位PWM信號DPWM及nDPWM不具有盲帶區(Dead Time Interval),而推拉輸出模式的二數位PWM信號DPWM及nDPWM具有盲帶區。要注意的是,本發明的盲帶區是指二數位PWM信號DPWM及nDPWM同時為低位準時的時間區段。 Referring to the first figure, a schematic diagram of the multi-function digital pulse width modulation controller of the present invention. As shown in the first figure, the multi-function digital pulse width modulation controller of the present invention includes a pulse width modulation (PWM) controller 10, a selection unit 20, a comparison unit 30, and a signal conversion unit 40, wherein the PWM controller 10 Generating at least two digits of PWM signals, such as DPWM and nDPWM, for driving the load circuit 50, and the load circuit 50 includes two power transistors, such as a metal oxide half field effect transistor (MOSFET), for receiving the digital PWM signals DPWM and nDPWM, In order to achieve a single-ended output mode (Single-Ended Output Mode) or a push-pull output mode (Push-Pull Output Mode), and the single-ended output mode of the two-digit PWM signals DPWM and nDPWM do not have a dead zone (Dead Time Interval) The two-digit PWM signals DPWM and nDPWM in the push-pull output mode have a dead band. It should be noted that the blind band region of the present invention refers to a time segment in which the two-digit PWM signals DPWM and nDPWM are simultaneously low-level.
PWM控制器10可由微控制器(MCU)、中央處理器(CPU)或多個電電子元件構成的電子電路而實現,並以數位方式操作。 The PWM controller 10 can be implemented by an electronic circuit composed of a microcontroller (MCU), a central processing unit (CPU), or a plurality of electrical and electronic components, and operates in a digital manner.
選擇單元20包括至少一選擇器,比如SEL1及SEL2,比較單元30包括至少一比較器,比如CP1、CP2、CP3及CP4,而信號轉換單元40包括至少一數位至類比轉換器(DAC),比如DAC1及DAC2。 The selection unit 20 includes at least one selector, such as SEL1 and SEL2, the comparison unit 30 includes at least one comparator, such as CP1, CP2, CP3, and CP4, and the signal conversion unit 40 includes at least one digit to analog converter (DAC), such as DAC1 and DAC2.
信號轉換單元40的數位至類比轉換器DAC1及DAC2分別接收不同的二參考信號R1及R2,並分別轉換成相對應的參考電壓VREF1及/或參考電流IREF1、參考電壓VREF2及/或參考電流IREF2,其中參考信號R1及R2可為具有某一靜態位準的信號, 比如低位準(邏輯0)或高位準(邏輯1),或是變動的信號,比如方波或正弦波。 The digital to analog converters DAC1 and DAC2 of the signal conversion unit 40 respectively receive different two reference signals R1 and R2, and are respectively converted into corresponding reference voltages VREF1 and/or reference current IREF1, reference voltage VREF2 and/or reference current IREF2. Where reference signals R1 and R2 may be signals having a certain static level, For example, low level (logic 0) or high level (logic 1), or a changing signal, such as square wave or sine wave.
比較單元30的比較器CP1、CP2、CP3及CP4分別接收來自信號轉換單元40的參考電壓VREF1、參考電流IREF1、參考電壓VREF2、參考電流IREF2,且分別接收來自負載電路50的特定回授信號,比如電壓回授信號VFB1、電流回授信號IFB1、電壓回授信號VFB2及電流回授信號IFB2的至少其中之一,並進行比較處理以產生相對應的比較信號,而每個比較信號是具有低位準或高位準的數位信號。 The comparators CP1, CP2, CP3, and CP4 of the comparison unit 30 receive the reference voltage VREF1, the reference current IREF1, the reference voltage VREF2, and the reference current IREF2 from the signal conversion unit 40, respectively, and receive the specific feedback signals from the load circuit 50, respectively. For example, at least one of a voltage feedback signal VFB1, a current feedback signal IFB1, a voltage feedback signal VFB2, and a current feedback signal IFB2, and performing a comparison process to generate a corresponding comparison signal, and each comparison signal has a low level. A quasi- or high-level digital signal.
選擇器SEL1及SEL2接收來自比較單元30的比較信號,並依據選擇信號(圖中未顯示)選取其中一比較信號當作輸入信號而輸入至PWM控制器10,其中選擇信號可由使用者設定或直接由系統決定。 The selectors SEL1 and SEL2 receive the comparison signal from the comparison unit 30, and select one of the comparison signals as an input signal to input to the PWM controller 10 according to the selection signal (not shown), wherein the selection signal can be set by the user or directly It is determined by the system.
此外,PWM控制器10同時接收由使用者或系統設定的其他參數,用以控制數位PWM信號DPWM及nDPWM的特性,如第二圖及第三圖中所示的PWM週期(T_PWM)、工作區(T_Duty)、盲帶區(T_DEAD),或圖中未顯示的PWM輸出模式(Output Mode)、軟啟動時間(Soft Start Period)、運作/停止(Run/Stop)、過電流保護(Over Current Protection)、關閉(Shutdown)。 In addition, the PWM controller 10 simultaneously receives other parameters set by the user or the system for controlling the characteristics of the digital PWM signals DPWM and nDPWM, such as the PWM period (T_PWM) shown in the second and third figures, and the working area. (T_Duty), blind band (T_DEAD), or PWM output mode (Output Mode), Soft Start Period, Run/Stop, Over Current Protection not shown in the figure. ), Shutdown.
以上述盲帶區(T_DEAD)的設定為例,主要是由PWM控制器10藉改變數位PWM信號DPWM及nDPWM的解析度數目而達成,亦即加大解析度而增加工作區大小或降低解析度而降低工作區大小,其中解析度是指工作區的最小可變化量單位,而改變解析度數目的具體作法是由PWM控制器10依據以下四種判斷規則而實施。 Taking the setting of the above-mentioned blind band area (T_DEAD) as an example, it is mainly achieved by the PWM controller 10 changing the resolution of the digital PWM signals DPWM and nDPWM, that is, increasing the resolution to increase the working area size or reducing the resolution. The size of the work area is reduced, wherein the resolution refers to the minimum changeable unit of the work area, and the specific method of changing the number of resolutions is implemented by the PWM controller 10 according to the following four determination rules.
第一種判斷規則包括:如果比較單元30在前一PWM週期內 產生的比較信號為連續N1個低位準的邏輯0,則PWM控制器10在本週期對數位PWM信號DPWM及nDPWM的工作區增加N2個解析度,其中參數N1及N2為任意正整數,且可由使用者或系統設定;以及如果比較信號在前一PWM週期內為連續N1個高位準的邏輯1,則PWM控制器10在本PWM週期對數位PWM信號DPWM及nDPWM的工作區減少N2個解析度。 The first type of judgment rule includes: if the comparison unit 30 is in the previous PWM period The generated comparison signal is a logic N of consecutive N1 low levels, and the PWM controller 10 adds N2 resolutions to the working areas of the digital PWM signals DPWM and nDPWM in this cycle, wherein the parameters N1 and N2 are any positive integers, and may be User or system setting; and if the comparison signal is a continuous N1 high level logic 1 in the previous PWM period, the PWM controller 10 reduces the N2 resolution of the digital PWM signal DPWM and nDPWM in the PWM period. .
第二種判斷規則包括:如果在前一PWM週期內比較信號的高位準次數減去低位準次數是大於參數N1,則在本個週期對數位PWM信號DPWM及nDPWM的工作區減少N2個解析度;以及如果在前一PWM週期內比較信號的低位準次數減去高位準次數是大於參數N1,則在本PWM個週期對數位PWM信號DPWM及nDPWM的工作區增加N2個解析度。 The second judging rule includes: if the high level of the comparison signal minus the low level in the previous PWM period is greater than the parameter N1, the working area of the digital PWM signal DPWM and nDPWM is reduced by N2 resolutions in this period. And if the low level of the comparison signal minus the high level is greater than the parameter N1 in the previous PWM period, then N2 resolutions are added to the working area of the digital PWM signals DPWM and nDPWM in the PWM period.
第三種判斷規則包括:如果前二PWM週期為增加工作區、前一PWM週期為增加工作區N2個解析度且本PWM週期被判定為增加工作區,則本PWM週期中數位PWM信號DPWM及nDPWM的工作區變為增加(N2)*2,亦即加倍增加;以及如果前二PWM週期為減少工作區、前一PWM週期為減少工作區N2個解析度且本PWM週期被判定為減少工作區,則本週期中數位PWM信號DPWM及nDPWM的工作區變為減少(N2)*2,亦即加倍減少。 The third criterion includes: if the first two PWM periods are to increase the working area, the previous PWM period is to increase the working area N2 resolutions, and the PWM period is determined to increase the working area, the digital PWM signal DPWM in the PWM period and The working area of the nDPWM becomes increased (N2)*2, that is, doubled; and if the first two PWM periods are to reduce the working area, the previous PWM period is to reduce the working area by N2 resolutions and the PWM period is determined to be reduced. In the zone, the working area of the digital PWM signals DPWM and nDPWM in this cycle becomes reduced (N2)*2, that is, doubled.
第四種判斷規則包括:如果前二PWM週期為增加工作區、前一PWM週期減少工作區N2個解析度且本PWM週期被判定為增加工作區,則本PWM週期中數位PWM信號DPWM及nDPWM的工作區變為增加(N2)/2,亦即減半增加;以及如果前二PWM週期為減少工作區、前一PWM週期為增加工作區N2個解析度且本PWM週期被判定為減少工作區,則本PWM週期中數位PWM信號DPWM及nDPWM的工作區變為減少(N2)/2,亦即減半減少。 The fourth judging rule includes: if the first two PWM periods are to increase the working area, the previous PWM period reduces the working area N2 resolutions, and the PWM period is determined to increase the working area, the digital PWM signals DPWM and nDPWM in the PWM period The working area becomes increasing (N2)/2, that is, halving the increase; and if the first two PWM periods are to reduce the working area, the previous PWM period is to increase the working area N2 resolutions and the PWM period is determined to be reduced. In the zone, the working area of the digital PWM signals DPWM and nDPWM in the PWM cycle becomes reduced (N2)/2, that is, reduced by half.
綜上所述,本發明的特點在於可依據先前PWM週期中PWM信號的工作區是否為增加或減少而動態改變本週期中工作區的解析度數目,藉以產生具最佳化盲帶區的PWM信號,用以驅動負載電路,改善負載電路的整體電氣操作特性。 In summary, the present invention is characterized in that the number of resolutions of the working area in the current period can be dynamically changed according to whether the working area of the PWM signal in the previous PWM period is increased or decreased, thereby generating a PWM with optimized blind band area. A signal that drives the load circuit to improve the overall electrical operating characteristics of the load circuit.
以上所述者僅為用以解釋本發明之較佳實施例,並非企圖據以對本發明做任何形式上之限制,是以,凡有在相同之發明精神下所作有關本發明之任何修飾或變更,皆仍應包括在本發明意圖保護之範疇。 The above is only a preferred embodiment for explaining the present invention, and is not intended to limit the present invention in any way, and any modifications or alterations to the present invention made in the spirit of the same invention. All should still be included in the scope of the intention of the present invention.
10‧‧‧PWM控制器 10‧‧‧PWM controller
20‧‧‧選擇單元 20‧‧‧Selection unit
30‧‧‧比較單元 30‧‧‧Comparative unit
40‧‧‧信號轉換單元 40‧‧‧Signal Conversion Unit
50‧‧‧負載電路 50‧‧‧Load circuit
CP1、CP2、CP3、CP4‧‧‧比較器 CP1, CP2, CP3, CP4‧‧‧ comparator
DAC1、DAC2‧‧‧數位至類比轉換器(DAC) DAC1, DAC2‧‧‧ digit to analog converter (DAC)
DPWM、nDPWM‧‧‧數位PWM信號 DPWM, nDPWM‧‧‧ digital PWM signal
IFB1、IFB2‧‧‧電流回授信號 IFB1, IFB2‧‧‧ current feedback signal
IREF1、IREF2‧‧‧電流參考信號 IREF1, IREF2‧‧‧ current reference signal
R1、R2‧‧‧負載信號 R1, R2‧‧‧ load signal
SEL1、SEL2‧‧‧選擇器 SEL1, SEL2‧‧‧ selector
T_Duty‧‧‧工作區 T_Duty‧‧‧Workspace
T_DEAD‧‧‧盲帶區 T_DEAD‧‧‧Blind Zone
T_PWM‧‧‧PWM週期 T_PWM‧‧‧PWM cycle
VFB1、VFB2‧‧‧電壓回授信號 VFB1, VFB2‧‧‧ voltage feedback signal
VREF1、VREF2‧‧‧電壓參考信號 VREF1, VREF2‧‧‧ voltage reference signal
第一圖顯示本發明多功能數位脈衝寬度調變控制器的示意圖。 The first figure shows a schematic diagram of the multi-function digital pulse width modulation controller of the present invention.
第二圖顯示本發明中PWM輸出的波形圖。 The second figure shows the waveform diagram of the PWM output in the present invention.
第三圖顯示本發明中另一PWM輸出的波形圖。 The third figure shows a waveform diagram of another PWM output in the present invention.
10‧‧‧PWM控制器 10‧‧‧PWM controller
20‧‧‧選擇單元 20‧‧‧Selection unit
30‧‧‧比較單元 30‧‧‧Comparative unit
40‧‧‧信號轉換單元 40‧‧‧Signal Conversion Unit
50‧‧‧負載電路 50‧‧‧Load circuit
CP1、CP2、CP3、CP4‧‧‧比較器 CP1, CP2, CP3, CP4‧‧‧ comparator
DAC1、DAC2‧‧‧數位至類比轉換器(DAC) DAC1, DAC2‧‧‧ digit to analog converter (DAC)
DPWM、nDPWM‧‧‧數位PWM信號 DPWM, nDPWM‧‧‧ digital PWM signal
IFB1、IFB2‧‧‧電流回授信號 IFB1, IFB2‧‧‧ current feedback signal
IREP1、IREF2‧‧‧電流參考信號 IREP1, IREF2‧‧‧ current reference signal
R1、R2‧‧‧負載信號 R1, R2‧‧‧ load signal
SEL1、SEL2‧‧‧選擇器 SEL1, SEL2‧‧‧ selector
VFB1、VFB2‧‧‧電壓回授信號 VFB1, VFB2‧‧‧ voltage feedback signal
VREF1、VREF2‧‧‧電壓參考信號 VREF1, VREF2‧‧‧ voltage reference signal
Claims (10)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW101145787A TW201424215A (en) | 2012-12-05 | 2012-12-05 | Multifunctional digital pulse width modulation controller |
| TW102104192A TW201433058A (en) | 2012-12-05 | 2013-02-04 | Dynamic variable-frequency power conversion system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW101145787A TW201424215A (en) | 2012-12-05 | 2012-12-05 | Multifunctional digital pulse width modulation controller |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW201424215A true TW201424215A (en) | 2014-06-16 |
Family
ID=51394202
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW101145787A TW201424215A (en) | 2012-12-05 | 2012-12-05 | Multifunctional digital pulse width modulation controller |
| TW102104192A TW201433058A (en) | 2012-12-05 | 2013-02-04 | Dynamic variable-frequency power conversion system |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW102104192A TW201433058A (en) | 2012-12-05 | 2013-02-04 | Dynamic variable-frequency power conversion system |
Country Status (1)
| Country | Link |
|---|---|
| TW (2) | TW201424215A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI569563B (en) * | 2015-10-22 | 2017-02-01 | Multifunction Power Converter | |
| CN110212892A (en) * | 2019-06-06 | 2019-09-06 | 国网福建省电力有限公司电力科学研究院 | A kind of high-precision electric energy meter variable thresholding integral differential pulse generation method |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109962631B (en) * | 2017-12-22 | 2020-10-27 | 南京绿芯集成电路有限公司 | Flyback converter with adjustable frequency reduction curve |
| TWI802082B (en) * | 2021-11-16 | 2023-05-11 | 國立虎尾科技大學 | Dual mode flyback converter |
| TWI816615B (en) * | 2022-12-07 | 2023-09-21 | 通嘉科技股份有限公司 | Primary controller applied to a primary side of a power converter and operation method thereof |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7388764B2 (en) * | 2005-06-16 | 2008-06-17 | Active-Semi International, Inc. | Primary side constant output current controller |
| US8385088B2 (en) * | 2010-12-06 | 2013-02-26 | Power Integrations, Inc. | Method and apparatus for implementing an unregulated dormant mode with output reset in a power converter |
| TW201218590A (en) * | 2010-10-27 | 2012-05-01 | Inergy Technology Inc | Control circuit of a power converter for switching frequency jitter |
| TWI430545B (en) * | 2011-02-01 | 2014-03-11 | Richpower Microelectronics | Pulse width modulation controller and method for output ripple reduction of a jittering frequency switching power supply |
| US8467157B2 (en) * | 2011-07-28 | 2013-06-18 | Power Integrations, Inc. | Adjacent terminal fault detection |
-
2012
- 2012-12-05 TW TW101145787A patent/TW201424215A/en unknown
-
2013
- 2013-02-04 TW TW102104192A patent/TW201433058A/en not_active IP Right Cessation
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI569563B (en) * | 2015-10-22 | 2017-02-01 | Multifunction Power Converter | |
| CN110212892A (en) * | 2019-06-06 | 2019-09-06 | 国网福建省电力有限公司电力科学研究院 | A kind of high-precision electric energy meter variable thresholding integral differential pulse generation method |
| CN110212892B (en) * | 2019-06-06 | 2022-10-04 | 国网福建省电力有限公司电力科学研究院 | High-precision electric energy meter variable threshold value integral differential pulse generation method |
Also Published As
| Publication number | Publication date |
|---|---|
| TW201433058A (en) | 2014-08-16 |
| TWI495235B (en) | 2015-08-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103855928B (en) | Multifunctional digital pulse width modulation controller | |
| US8907736B2 (en) | Digital pulse width modulation controller | |
| US9118260B2 (en) | Control of a switch in a power converter | |
| CN102097924B (en) | Drive control circuit for shunt-wound synchronous rectification tubes and switching power supply | |
| JP2012199763A (en) | Gate drive circuit | |
| TW201424215A (en) | Multifunctional digital pulse width modulation controller | |
| US20190013733A1 (en) | Spread Spectrum Control Apparatus and Method | |
| US9344009B2 (en) | Inverter circuit, power converter circuit, and electric vehicle | |
| US20230261575A1 (en) | Buck converter circuit with seamless pwm/pfm transition | |
| JP2011109812A (en) | Method for driving switching element and power source device | |
| KR20170126882A (en) | 3-input comparator | |
| KR20140030215A (en) | Direct drive waveform generator | |
| KR20140022259A (en) | Piezo driving circuit and driving method thereof | |
| CN104113193B (en) | Power conversion device | |
| WO2014167938A1 (en) | Power device drive circuit | |
| US9337811B1 (en) | Asymmetric hysteretic controllers | |
| TWI859683B (en) | Power conversion device | |
| CN115566881A (en) | Control circuit, control method and switching power supply of multi-phase DC-DC converter | |
| JP5720164B2 (en) | Multi-function setting circuit | |
| TW201810947A (en) | System and method of driving power transistor | |
| US20130307458A1 (en) | Motor Driving Circuit and Method Thereof | |
| Luo et al. | A Novel PWM/PFM Control Technique for Transient Improvement and High Efficiency Over a Wide Load Range in Buck DC-DC Converter | |
| JP2024021050A (en) | power converter | |
| JP2005057988A (en) | Control circuit of pulse-width modulation dc-dc converter and its method | |
| KR20210103398A (en) | Extending on-time for power converter control |