TW201316389A - Method for correcting positional deviation on a first wafer bonded to a second wafer - Google Patents
Method for correcting positional deviation on a first wafer bonded to a second wafer Download PDFInfo
- Publication number
- TW201316389A TW201316389A TW101127822A TW101127822A TW201316389A TW 201316389 A TW201316389 A TW 201316389A TW 101127822 A TW101127822 A TW 101127822A TW 101127822 A TW101127822 A TW 101127822A TW 201316389 A TW201316389 A TW 201316389A
- Authority
- TW
- Taiwan
- Prior art keywords
- wafer
- positional deviation
- correction
- distance
- correcting
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7003—Alignment type or strategy, e.g. leveling, global alignment
- G03F9/7007—Alignment other than original with workpiece
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Microphotolithographic exposure; Apparatus therefor
- G03F7/70483—Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
- G03F7/70605—Workpiece metrology
- G03F7/70616—Monitoring the printed patterns
- G03F7/70633—Overlay, i.e. relative alignment between patterns printed by separate exposures in different layers, or in the same layer in multiple exposures or stitching
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F9/00—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically
- G03F9/70—Registration or positioning of originals, masks, frames, photographic sheets or textured or patterned surfaces, e.g. automatically for microlithography
- G03F9/7003—Alignment type or strategy, e.g. leveling, global alignment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
-
- H10P74/23—
-
- H10W46/00—
-
- H10P74/203—
-
- H10W46/101—
-
- H10W46/301—
-
- H10W46/501—
-
- H10W90/00—
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Abstract
Description
本發明係關於產生包括至少兩個重疊微組件層之半導體晶圓或基板之領域。 The present invention relates to the field of producing semiconductor wafers or substrates comprising at least two overlapping microcomponent layers.
數個連續組件層之堆疊(「3D IC堆疊」)及所獲得之多層晶圓可特別用於關於背面照明影像感測器(經常稱作BSI感測器)之感測器之製作中。 The stacking of several consecutive component layers (" 3D IC stack") and the resulting multilayer wafers are particularly useful in the fabrication of sensors for backside illuminated image sensors (often referred to as BSI sensors).
此等晶圓係藉由將一施體基板結合至一受體基板上而產生,該受體基板允許將形成該施體基板之一個層之晶圓之一部分轉移至該受體基板。經轉移層可包括電子或光電子微組件(其可係主動的或被動的)。該受體基板亦可包括此等組件。 The wafers are produced by bonding a donor substrate to a receptor substrate that allows a portion of the wafer forming one of the donor substrates to be transferred to the acceptor substrate. The transferred layer can include electronic or optoelectronic microcomponents (which can be active or passive). The acceptor substrate can also include such components.
在層之轉移之後經常需要對其實施處理(舉例而言)以形成其他微組件、提供至已存在之微組件之表面接入或達成互連。此等處理基本上藉由光微影實施。 It is often necessary to process (e.g., to form) other micro-components, provide surface access to existing micro-components, or achieve interconnections after the transfer of layers. These processes are basically implemented by photolithography.
在此上下文中,本發明解決在此一隨後處理步驟期間由在轉移該層時出現之不均勻變形引起之問題。 In this context, the present invention addresses the problems caused by uneven deformation occurring during the transfer of the layer during this subsequent processing step.
在組件之三維整合之程序期間且尤其在藉由光微影之組件之安裝期間,實際上已以一一般方式觀察到此等不均勻變形。 These non-uniform deformations have actually been observed in a general manner during the process of three-dimensional integration of components and especially during installation of components by photolithography.
特定而言,已發現在一層之轉移之後,難以形成經滿意對準、平行於晶圓之平面之額外微組件,其中該等微組件存在於該層中或一較低層中。 In particular, it has been found that after the transfer of one layer, it is difficult to form additional micro-components that are satisfactorily aligned, parallel to the plane of the wafer, wherein the micro-components are present in the layer or in a lower layer.
闡述關於圖1A至圖1E之此位置偏差(或「疊對」)現象,該等圖圖解說明一個三維結構之一例示性實施例。此實例包括:將形成於一施體基板上之一微組件層轉移至一受體基板上;及在該層之曝露面上形成一額外微組件層。 This positional deviation (or "stacked") phenomenon with respect to Figures 1A through 1E is illustrated, which illustrates an exemplary embodiment of a three dimensional structure. This example includes transferring a microcomponent layer formed on a donor substrate to an acceptor substrate; and forming an additional microcomponent layer on the exposed side of the layer.
圖1A圖解說明一第一系列微組件11形成於其上之一施體基板10。微組件11係(舉例而言)藉由使用穿過一第一遮罩之一曝光之光微影形成。圖1B(其係圖1A之基板在平面P中之一剖面)展示微組件11係形成於基板10之一薄表面層中且與後者之表面齊平。 FIG. 1A illustrates a donor substrate 10 on which a first series of microcomponents 11 are formed. The micro-assembly 11 is formed, for example, by using light lithography that is exposed through one of the first masks. 1B (which is a cross-section of the substrate of FIG. 1A in plane P) shows that the micro-assembly 11 is formed in a thin surface layer of the substrate 10 and is flush with the surface of the latter.
如圖1C中所圖解說明,包括微組件11之施體基板10之面然後經放置與一受體基板20之一面接觸。基板10與基板20之間的結合係(舉例而言)藉由分子附著實施。此在該等基板之間的結合介面處給出一埋入式微組件11層。在該結合之後且如圖1D中所展示,施體基板10經薄化以移除存在於微組件11層上面之材料之一部分,從而在基板20上僅留下施體基板10之一薄層10a。 As illustrated in FIG. 1C, the face of the donor substrate 10 including the micro-assembly 11 is then placed in face contact with one of the receptor substrates 20. The bonding between the substrate 10 and the substrate 20 is, for example, carried out by molecular attachment. This gives a layer of buried micro-assembly 11 at the bonding interface between the substrates. After the bonding and as shown in FIG. 1D, the donor substrate 10 is thinned to remove a portion of the material present on the layer of the micro-assembly 11 such that only a thin layer of the donor substrate 10 remains on the substrate 20. 10a.
如圖1E中所展示,一隨後步驟係:與層10a中所包含之組件對準地,在層10a之經曝露表面處形成一第二微組件12層,或在此經曝露表面上實施額外技術步驟(接觸件之替換、互聯件之替換等)。 As shown in FIG. 1E, a subsequent step is to form a second layer of micro-components 12 at the exposed surface of layer 10a in alignment with the components contained in layer 10a, or to perform additional on the exposed surface. Technical steps (replacement of contacts, replacement of interconnects, etc.).
為形成與埋入式微組件11對準之微組件12(或為實施額外技術步驟),使用自用以形成微組件11之遮罩所獲得之一第二光微影遮罩。 To form the micro-assembly 12 aligned with the embedded micro-assembly 11 (or to perform additional technical steps), a second photolithographic mask obtained from the mask used to form the micro-assembly 11 is used.
然而,若已基於該第一遮罩直接定義該第二遮罩,則在 某些微組件11與12之間發現基板20及層10a之平面中之偏移,如圖1E中所指示之偏移△11、△22、△33、△44(分別對應於在平行於該層之平面之若干微組件對111/121、112/122、113/123及114/124之間所觀察到之偏移)。微組件11及12之兩個層之間的此位置偏差(「疊對」)現象可係該兩個層之微組件之間的短路、失去接觸、堆疊中之扭曲或連接故障之一成因。 However, if the second mask has been directly defined based on the first mask, an offset in the plane of the substrate 20 and the layer 10a is found between some of the micro-components 11 and 12, as indicated in FIG. 1E. △11, △22, △33, △44 (corresponding to several micro-component pairs 11 1 /12 1 , 11 2 /12 2 , 11 3 /12 3 and 11 4 /12 4 respectively in a plane parallel to the layer The observed offset between). This positional deviation ("stacking") phenomenon between the two layers of micro-components 11 and 12 can be a cause of a short circuit, loss of contact, distortion in the stack, or connection failure between the micro-components of the two layers.
組件11及12之總體位置偏差並非由一簡單變換(藉由一平移及一旋轉之組合所獲得)所致,該簡單變換可係在結合步驟期間基板10及20之一不精確裝配之結果。該總體位置偏差由在將施體基板10裝配至受體基板20期間出現於層10a中之局部不均勻變形所致。 The overall positional deviation of components 11 and 12 is not due to a simple transformation (obtained by a combination of translation and rotation) which may be the result of an inaccurate assembly of one of substrates 10 and 20 during the bonding step. This overall positional deviation is caused by localized uneven deformation occurring in the layer 10a during assembly of the donor substrate 10 to the acceptor substrate 20.
特定而言,一旦結合至受體基板20,施體基板10即具有不同於其在開始處具有之幾何形狀之一幾何形狀(曲率及翹曲)。此新幾何形狀特定而言由受體基板20亦具有不同於施體基板10之幾何形狀之一特定幾何形狀(包含曲率及翹曲)之事實所致。因此,當基板10經放置與受體基板20接觸時,該兩個基板必須適應於彼此之幾何形狀,此在該等基板中之每一者中形成應力區域。 In particular, once bonded to the acceptor substrate 20, the donor substrate 10 has a geometry (curvature and warpage) that is different from the geometry it has at the beginning. This new geometry is specifically due to the fact that the acceptor substrate 20 also has a particular geometry (including curvature and warpage) that is different from the geometry of the donor substrate 10. Thus, when the substrate 10 is placed in contact with the receptor substrate 20, the two substrates must be adapted to each other's geometry, which creates a stress region in each of the substrates.
因此若未採取任何校正措施,則存在一相當大的風險,即在轉移之後形成於基板之曝露表面上之微組件12中之某些組件(如圖1E中所展示)呈現與對應微組件11之大約數百奈米或甚至一微米之位置偏移。 Therefore, if no corrective action is taken, there is a considerable risk that certain components (as shown in FIG. 1E) of the micro-assembly 12 formed on the exposed surface of the substrate after transfer are presented with the corresponding micro-assembly 11 It is offset by a position of about several hundred nanometers or even one micrometer.
因此,當經轉移微組件係由像素形成之成像器且轉移後 處理步驟經設計以在此等像素中之每一者上形成彩色濾光器時,已觀察到某些像素之著色函數之一損失。 Therefore, when the transferred micro-component is formed by a pixel imager and transferred When the processing steps are designed to form a color filter on each of these pixels, one of the coloring functions of some of the pixels has been observed to be lost.
用於克服此困難之一項解決方案係使用一位置偏差校正演算法,從而使得可能校正光微影遮罩之曝光以實施該系列組件12之一適當蝕刻。 One solution for overcoming this difficulty is to use a positional offset correction algorithm that makes it possible to correct the exposure of the photolithographic mask to effect proper etching of one of the series of components 12.
此一位置偏差校正演算法係基於對在層10a之轉移之前存在於其上之標記之移動之觀察。該實踐係選擇圍繞晶圓之中心之一單個給定圓或輪廓上之此等標記。此等標記係容易識別之第一層之微組件11之元件,或特定出於對準之目的標記於晶圓上之指示符。 This positional offset correction algorithm is based on the observation of the movement of the markers present thereon prior to the transition of layer 10a. This practice selects such markers around a given circle or contour of one of the centers of the wafer. These marks are elements of the first layer of micro-components 11 that are readily identifiable, or indicators that are specifically marked on the wafer for alignment purposes.
在實施對該系列組件12之光微影曝光及蝕刻之前,識別此等標記且判定其已維持之移動。然後針對整個晶圓將此組移動轉移至一單個數學模型。 Prior to performing photolithographic exposure and etching of the series of components 12, such marks are identified and their maintained movement is determined. This set of movements is then transferred to a single mathematical model for the entire wafer.
然後使用該單個數學模型來判定整個晶圓之光微影之經對準位置,以一系統且相同方式對每一組件12應用一對準。此使得可能無需每待處理之晶圓定位及校準光微影工具不止一次。特定而言,將係針對待處理之晶圓之不同區域重新對準光微影工具之一個解決方案自一產業視角看將並非令人滿意的,此乃因其將強加對於使用者將係過重之約束(時間,操縱)。 The single mathematical model is then used to determine the aligned position of the photolithography of the entire wafer, applying an alignment to each component 12 in a systematic and identical manner. This makes it possible to locate and calibrate the photolithography tool more than once per wafer to be processed. In particular, a solution to realign the lithography tools for different areas of the wafer to be processed will not be satisfactory from an industry perspective, as it will impose a heavy emphasis on the user. Constraint (time, manipulation).
該單個數學模型特別包括應用於欲對準之一位置之座標(X,Y)之一校正函數,此等座標在數學模型之上下文中通常已係一先前變換之對象。由欲對準之一位置之函數所判定之校正採取經添加至座標(X,Y)之一移動向量(Xc,Yc)之 形式。此校正通常係藉由單個數學模型之對準之最後步驟。 The single mathematical model specifically includes a correction function applied to one of the coordinates (X, Y) of one of the positions to be aligned, which coordinates have typically been associated with a previously transformed object in the context of the mathematical model. The correction determined by the function of one position to be aligned takes a motion vector (Xc, Yc) added to one of the coordinates (X, Y) form. This correction is usually the last step by alignment of a single mathematical model.
該實踐係使用此一校正函數,該校正函數僅取決於欲校準之位置距中心之距離,且關於此距離係線性的。此外,該校正值在晶圓之中心處經選擇為零。 This practice uses this correction function, which depends only on the distance from the center of the position to be calibrated and is linear with respect to this distance. In addition, the correction value is selected to be zero at the center of the wafer.
兩個軸上之校正函數之分量係藉由在該等軸中之每一者上使在圍繞中心之一給定圓上所選擇之系列標記之殘餘位置偏差(亦即在校正函數之應用之後)之平均值最小化而預定。 The components of the correction function on the two axes are caused by the residual positional deviation of the series of markers selected on a given circle around one of the centers on each of the equiaxions (i.e., after the application of the correction function) The average of the values is minimized and predetermined.
此一經驗方法已給出令人滿意的結果,但隨著技術進展,諸如組件11及12之組件之大小減小,此需要更精細對準。此外,所提議晶圓之直徑增加。上述情況之結果係存在難以藉由根據先前技術之一單個數學模型校正之晶圓之各種區域(特別係周邊)上之不同殘餘位置偏差之一增加風險。 This empirical approach has yielded satisfactory results, but as technology advances, components such as components 11 and 12 are reduced in size, which requires finer alignment. In addition, the diameter of the proposed wafer is increased. The result of the above is that it is difficult to increase the risk by one of the different residual positional deviations on various regions of the wafer (especially the perimeter) corrected for a single mathematical model according to one of the prior art.
最終,某些結合方法(特定而言分子鍵結類型之結合)引起藉由現有位置偏差校正演算法僅部分校正之特定變形,如本說明之剩餘部分中將闡述。本發明之目的係解決此等問題且因此改良微組件之對準。 Finally, certain bonding methods (specifically, combinations of molecular bonding types) cause specific distortions that are only partially corrected by existing positional deviation correction algorithms, as will be explained in the remainder of the description. It is an object of the present invention to address such problems and thus improve the alignment of the microcomponents.
在此上下文中,本發明之一個主題係一種用以校正結合至一第二晶圓上之一第一晶圓上之位置偏差之方法,該方法包括:將用於該第一晶圓之一預定校正函數應用於每一位置之座標,由該校正函數應用之校正僅隨該位置相對於 該第一晶圓之中心之距離而變,該方法之特徵在於該所應用校正在整個該第一晶圓上方關於該位置相對於該中心之該距離以一非線性方式變化。 In this context, a subject of the present invention is a method for correcting a positional deviation coupled to a first wafer on a second wafer, the method comprising: using one of the first wafers The predetermined correction function is applied to the coordinates of each position, and the correction applied by the correction function only follows the position relative to The distance from the center of the first wafer varies, the method being characterized in that the applied correction varies in a non-linear manner over the entire first wafer relative to the distance of the location relative to the center.
憑藉此方法,所進行之校正比憑藉先前方法所獲得之校正具有更佳品質,且允許針對較大數目個微組件之一更精確對準,同時在對準程序中為製造者提供較大速度,此乃因不需要任何再校準,該校正函數係針對該晶圓預定。 With this method, the corrections performed are of better quality than the corrections obtained with the previous method, and allow for more precise alignment for one of a larger number of micro-components while providing greater speed to the manufacturer in the alignment procedure. This is because no recalibration is required and the correction function is predetermined for the wafer.
根據一項尤其有利之實施例,該位置偏差校正方法亦另外包括判定至少隨分別針對存在於距該中心之一第一距離處之一第一系列之標記及存在於距該中心之一第二距離處之一第二系列之標之第一晶圓上所觀察之位置偏差值而變之校正函數之一先前步驟。 According to a particularly advantageous embodiment, the positional deviation correction method additionally comprises determining that at least one of the first series of marks present at a first distance from the center and one of the second from the center The previous step of the correction function is changed by the positional deviation value observed on the first wafer of the second series of the distance.
此特徵使得可能使該校正函數與距晶圓之中心之兩個不同距離處之標記之位置偏差值相關且因此藉由一非線性函數獲得此等位置偏差值之一良好模型化。 This feature makes it possible to correlate the correction function with the positional deviation values of the marks at two different distances from the center of the wafer and thus obtain a good model of one of these positional deviation values by a non-linear function.
在一項實施例中,該校正函數係關於該位置相對於中心之距離逐段線性的,一中心區域定義一第一段且一周邊區域定義一第二段。在此實施例中,兩個段上之兩個不同線性函數經選擇以便如實地模型化該等位置偏差值以精細地校正其。 In one embodiment, the correction function is linear with respect to the distance of the position relative to the center, a central region defining a first segment and a peripheral region defining a second segment. In this embodiment, two different linear functions on the two segments are selected to faithfully model the positional deviation values to finely correct them.
在另一實施例中,該校正函數在整個第一金屬板上方以一單一方式、關於該位置相對於中心之距離以一非線性方式定義。以一單一方式不相等地定義之一函數之此選擇提供資訊實施方案之增加簡化。可能選擇一至少二次多項式 作為一校正函數以便如實地模型化位置偏差值以精細地校正其。 In another embodiment, the correction function is defined in a non-linear manner over the entire first metal plate in a single manner with respect to the distance of the position relative to the center. This choice of unequally defining a function in a single way provides an added simplification of the information implementation. Perhaps an at least two polynomial As a correction function, the position deviation value is modeled as faithfully to finely correct it.
根據本發明之一個特徵,該所應用校正隨相對於中心之距離而增加,此使得可能考量晶圓之周邊上發生之主要位置偏差。 According to one feature of the invention, the applied correction increases with distance from the center, which makes it possible to consider the major positional deviations occurring on the periphery of the wafer.
根據本發明之另一特徵,該所應用校正在第一晶圓之一周邊區域上比在第一晶圓之一中心區域上隨相對於中心之距離而增加至一較大程度,此使得可能又考量晶圓之周邊上發生之主要位置偏差。 According to another feature of the invention, the applied correction is increased to a greater extent with respect to the distance from the center over a peripheral region of one of the first wafers, which makes it possible Also consider the main positional deviations that occur around the wafer.
出於介紹中所表達之意指在此尺寸之晶圓之周邊中位置偏差係尤其大的之原因,當該方法應用於具有多於200 mm之一直徑之一組晶圓或一第一晶圓時其係尤其有利的。 As used in the introduction, it is meant that the positional deviation in the periphery of the wafer of this size is particularly large, when the method is applied to a wafer having a diameter of more than 200 mm or a first crystal. It is especially advantageous when it is round.
若該結合係一分子鍵結,則該方法亦係尤其有利的,此乃因其使得可能校正已以此方式經結合之結構上出現之特定位置偏差。 This method is also particularly advantageous if the bond is a molecular bond, as it makes it possible to correct for specific positional deviations that occur in the structure that has been combined in this way.
應指明,根據本發明之特徵,該校正函數經添加至該位置之座標,且此外其應用於在將關於該等座標之一線性變換應用於該位置之初始座標之後獲得之該位置之座標。 It should be noted that, in accordance with a feature of the invention, the correction function is added to the coordinates of the position, and furthermore applied to the coordinates of the position obtained after linear transformation of one of the coordinates is applied to the initial coordinates of the position.
根據一第二主題,本發明亦係關於一種用於產生一個三維複合結構之方法,其包括:在一第一基板之一個面上產生一第一微組件層之一步驟;將包括該微組件層之該第一基板之該面結合至一第二基板上之一步驟;及在與包括該第一微組件層之該面對置之該第一基板之該面上產生一第二微組件層之一步驟,該方法之特徵在於實施產生該第二 層之步驟同時使用如上文所論述之一種方法校正位置偏差。 According to a second subject matter, the present invention is also directed to a method for producing a three-dimensional composite structure comprising: a step of producing a first micro-component layer on one side of a first substrate; the micro-component will be included a step of bonding the face of the first substrate to a second substrate; and generating a second component on the face of the first substrate facing the first micro-component layer One step of the layer, the method is characterized by implementing the second The steps of the layer simultaneously correct the positional deviation using a method as discussed above.
本發明之另一主題係根據如上文剛闡述之一實施例所獲得之一個三維複合結構。本發明亦係關於包括此一個三維複合結構之一背面照明影像感測器。 Another subject of the invention is a three-dimensional composite structure obtained according to one of the embodiments just described above. The invention is also directed to a backside illuminated image sensor comprising such a three dimensional composite structure.
最終,本發明亦係關於一種用以校正結合至一第二晶圓之一第一晶圓上之位置偏差之裝置,該裝置包括用於將用於該第一晶圓之一預定校正函數應用於每一位置之座標之構件,由該校正函數應用之校正僅隨該位置相對於第一晶圓之中心之距離而變,該裝置之特徵在於該所應用校正在整個該第一晶圓上方關於該位置相對於中心之距離以一非線性方式變化。 Finally, the present invention is also directed to an apparatus for correcting a positional deviation coupled to a first wafer of a second wafer, the apparatus comprising for applying a predetermined correction function for the first wafer The component of the coordinate at each location, the correction applied by the correction function varies only with the distance of the location relative to the center of the first wafer, the device being characterized in that the applied correction is over the entire first wafer The distance from the center relative to the center varies in a non-linear manner.
此裝置提供關於係本發明之主題之位置偏差校正方法所指定之優點。 This device provides the advantages specified by the positional deviation correction method that is the subject of the present invention.
現在將關於該等圖來闡述本發明。 The invention will now be described in relation to the figures.
下文將關於作為一圖解說明所給定之一實施例闡述本發明。 The invention will be elucidated below with respect to one of the embodiments given as an illustration.
參考圖2,在一俯視圖中展示一半導體晶圓200。此晶圓由如介紹中所闡述之一堆疊及轉移程序產生。具有圓形幾何形狀,其以一點X為中心。 Referring to Figure 2, a semiconductor wafer 200 is shown in a top view. This wafer is produced by a stacking and transfer procedure as described in the introduction. It has a circular geometry centered on a point X.
圖2至圖6呈現與此晶圓相關及與憑藉一已知演算法所獲得之位置偏差校正相關之資料。此等資料將使得可能論述根據圖7至圖12中所展示之本發明之位置偏差校正方法之 優點。 Figures 2 through 6 present information relating to this wafer and to positional offset corrections obtained by a known algorithm. Such information will make it possible to discuss the positional deviation correction method of the present invention as shown in Figures 7-12 advantage.
對準標記201至204存在於晶圓200之表面上。在此例項中,作為一圖解說明,存在四個標記。其皆處於距中心X之相同距離處。其他標記可已展示。在實務上,此等標記出於充當對準指示符之目的可已經特定放置或可係晶圓上可個別看到之微組件之元件。根據先前技術之位置偏差校正演算法使用放置於相對於晶圓之中心之一個且相同距離處之此等標記。 Alignment marks 201 to 204 exist on the surface of the wafer 200. In this example, as an illustration, there are four markers. They are all at the same distance from the center X. Other tags can already be displayed. In practice, such indicia may have been specifically placed or may be components of the microcomponents that are individually viewable on the wafer for the purpose of acting as an alignment indicator. The positional offset correction algorithm according to the prior art uses such marks placed at one and the same distance relative to the center of the wafer.
為判定憑藉一已知位置偏差校正演算法所獲得之對準之品質,已針對晶圓200逐點地判定殘餘移動。此例項中之「殘餘移動」意指此演算法未考量之移動,其針對一給定位置經量測為一標記之所建立真實位置與由對準演算法估計之標記之位置之間的差。 To determine the quality of the alignment obtained by a known positional deviation correction algorithm, the residual movement has been determined point by point for the wafer 200. "Residual movement" in this example means the movement that is not considered by this algorithm, which is determined between the position established by a given position and the position of the marker estimated by the alignment algorithm for a given position. difference.
可看到一中心區域210延伸超過晶圓200之直徑的三分之二且針對其殘餘移動值係低的。此中心區域210周圍可看到一圓形區域220,相反,在該圓形區域上殘餘移動極大。 It can be seen that a central region 210 extends over two-thirds of the diameter of the wafer 200 and is low for its residual movement value. A circular area 220 is visible around the central area 210, and conversely, the residual movement is extremely large on the circular area.
為理解殘餘位置偏差值之此分佈,已實施一詳細研究。 To understand this distribution of residual positional deviation values, a detailed study has been carried out.
圖3中以一圖形之形式展示沿著類似於晶圓200之一晶圓之一半徑以實驗方式量測、未經校正之徑向移動值。在此例項中,該晶圓係具有一100 mm半徑(或直徑係200 mm)之一晶圓。 The experimentally measured, uncorrected radial movement values along a radius similar to one of the wafers of wafer 200 are shown in FIG. In this example, the wafer has a wafer of 100 mm radius (or diameter of 200 mm).
應注意,在一中心區域中,移動值係相對恆定的且接近於零(在任何情形中小於50 nm或甚至25 nm),但超過距中心 80 mm之一距離,該等移動值迅速增加以達到大約100 nm之值。 It should be noted that in a central region, the value of the movement is relatively constant and close to zero (in any case less than 50 nm or even 25 nm), but beyond the center At a distance of 80 mm, these movement values increase rapidly to reach a value of approximately 100 nm.
參考圖4,該圖以向量之形式展示在具有300 mm之一直徑之一晶圓400之表面上以實驗方式所量測之移動。注意,在此圖中,在接近於晶圓之周邊之一區域420中存在大強度之移動向量。相反地,晶圓之一中心區域410中之移動向量具有明顯較短長度。 Referring to Figure 4, the figure is shown in the form of a vector experimentally measured movement on a surface of a wafer 400 having a diameter of one of 300 mm. Note that in this figure, there is a large intensity motion vector in one of the regions 420 near the periphery of the wafer. Conversely, the motion vector in one of the central regions 410 of the wafer has a significantly shorter length.
參考圖5,此時存在對考量一薄層之結合及轉移(如圖1B至圖1D中所展示)期間之重力效應之隨沿著經歷一結合之一晶圓之一半徑之位置而變之該晶圓之點之平面中之移動之絕對值之一模擬。該兩個晶圓在裝配期間經水平定位,該水平位置由於決定性重力效應而係重要的。 Referring to FIG. 5, there is a change in the gravity effect during the bonding and transfer of a thin layer (as shown in FIGS. 1B to 1D) along the radius of one of the wafers undergoing a bonding. One of the absolute values of the movement in the plane of the point of the wafer is simulated. The two wafers are horizontally positioned during assembly, which is important due to decisive gravity effects.
對平面中之移動之值之此模擬係以曲線510之形式展示,其在X軸上展示沿著晶圓之一直徑之位置且在Y軸上展示移動之強度。注意,針對移動遠離晶圓之中心之位置,比針對在晶圓之中心處之位置存在明顯較高值,在一轉折點之後具有一突然增加。曲線520亦藉由比較展示隨相對於晶圓之中心之距離而變之一簡單線性回歸不能夠考量所模擬之現象。 This simulation of the value of the movement in the plane is shown in the form of curve 510, which shows the position along the diameter of one of the wafers on the X-axis and the intensity of the movement on the Y-axis. Note that there is a sudden increase in the position of moving away from the center of the wafer compared to the position at the center of the wafer, after a turning point. Curve 520 also does not allow for the simulation of the phenomenon by simply exhibiting a linear regression with respect to the distance from the center of the wafer.
圖6展示根據先前技術之方法之圖5中所指定之經模擬晶圓(元件符號540),指示針對其殘餘移動之值在首先關於該等座標之一線性變換T及然後關於相對於晶圓之中心之距離之一線性校正C之連續應用之後超過某一臨限值之點。注意,針對其殘餘移動之值係微小之一中心區域佔據晶圓 之中心三分之二且針對其殘餘移動之值係較大之該等點形成具有大約12 cm之一半徑之一周邊光暈。 6 shows an analog wafer (element symbol 540) as specified in FIG. 5 in accordance with the method of the prior art, indicating that the value for its residual movement is first linearly transformed with respect to one of the coordinates and then relative to the wafer. One of the distances between the centers is the point at which a linear correction C is applied after a continuous application exceeds a certain threshold. Note that for the value of its residual movement, one of the tiny central areas occupies the wafer. The center of the two-thirds and the larger of the values of the residual movement form a peripheral halo having a radius of about 12 cm.
此圖中亦以一曲線550之形式展示隨相對於晶圓之中心之距離而變所模擬之殘餘移動之值。可能辨識針對其殘餘移動之值係微小之中央區域及具有高值之一周邊徑向區域。 Also shown in this figure is the value of the residual motion simulated as a function of the distance from the center of the wafer in the form of a curve 550. It is possible to identify a central region that is small for its residual movement and a peripheral radial region with a high value.
注意,此分佈與以實驗方式發現且展示於圖2中之分佈完全相同。因此,似乎用以模擬該等移動且特別基於在分子鍵結期間之重力效應之模型極好地再現實驗資料。 Note that this distribution is identical to the one found experimentally and shown in Figure 2. Therefore, it seems that the experimental data is excellently reproduced to simulate such movements and in particular based on the gravity effect during molecular bonding.
應指明,此結果係憑藉兩個不同模擬獲得,該等模擬中之一者與其中在結合步驟期間施體基板在受體器基板下方之情形相關且另一者與相反情形相關。 It should be noted that this result was obtained by means of two different simulations, one of which was related to the situation in which the donor substrate was below the receptor substrate during the bonding step and the other was related to the opposite situation.
基於此等發現,已開發根據本發明之一對準演算法以獲得針對大大小晶圓(具有憑藉一分子鍵結所轉移之一層)之高品質對準。 Based on these findings, an alignment algorithm in accordance with the present invention has been developed to achieve high quality alignment for large size wafers (having one layer transferred by a molecular bond).
參考圖7,以以下方式實施一對準演算法之判定。此方法應用於在其表面上具有微組件且必須係一轉移之對象之一圓形半導體晶圓。 Referring to Figure 7, the determination of an alignment algorithm is implemented in the following manner. This method is applied to a circular semiconductor wafer having one of the objects on its surface and having to be transferred.
首先選擇兩個輪廓,舉例而言以晶圓之中心X為中心且具有各別直徑D1及D2之圓。在一步驟E1期間沿著此兩個圓中之每一者選擇六至十個標記。若存在於晶圓之表面上之微組件係充分可見的,則其可充當標記。出於對準之目的亦可能特定放置標記。 First, two contours are selected, for example, a circle centered on the center X of the wafer and having respective diameters D1 and D2. Six to ten markers are selected along each of the two circles during a step E1. If the microcomponents present on the surface of the wafer are sufficiently visible, they can act as markers. It is also possible to place markers specifically for alignment purposes.
在一步驟E2(其可類似於圖1C之步驟)期間,實施層之 轉移。此步驟E2可包含結合步驟(尤其分子鍵結)及薄化步驟。 During a step E2 (which may be similar to the step of Figure 1C), the implementation layer Transfer. This step E2 may comprise a binding step (especially molecular bonding) and a thinning step.
繼步驟E1及E2之後可在相同工作單元中或相反地在將晶圓遞送至另一工作單元之後實施以下步驟(E3至E5)。因此在圖7中且在圖8及圖9中皆展示此等步驟,且以虛線描繪以指示替代方案。 The following steps (E3 to E5) may be carried out after the steps E1 and E2 in the same working unit or conversely after the wafer is delivered to another working unit. These steps are therefore shown in Figure 7 and in Figures 8 and 9, and are depicted in dashed lines to indicate alternatives.
在一步驟E3期間,以一向量(X,Y)之形式沿著平面中之兩個軸量測該等標記中之每一者之移動。 During a step E3, the movement of each of the markers is measured along a two axis in the plane in the form of a vector (X, Y).
然後在一步驟E4期間使用一最小化演算法,以便計算欲應用於該等標記中之每一者以使所有該等標記上之位置偏差最小化之包括至少一個平移及一個旋轉之一變換T,具有一直徑D1及D2之圓之標記(舉例而言)以具有相同重要性(相同權重)之最小化加以處理。 A minimum algorithm is then used during a step E4 to calculate each of the markers to be applied to minimize the positional deviation on all of the markers, including at least one translation and one rotation transformation T. Marks having a circle of diameters D1 and D2, for example, are treated with minimization of the same importance (same weight).
在此階段亦可能計算一位似變換及一正交性向量,該等位似變換及正交性向量與平移及旋轉組合使得可能藉由用於光微影之標記之所有移動之一單個變換T獲得最有可能近似值。 It is also possible at this stage to compute a one-bit transform and an orthogonality vector, the equidistant transform and the orthogonality vector combined with the translation and rotation making it possible to use a single transformation of all the movements for the marking of the light lithography. T gets the most likely approximation.
因此由一平移、一旋轉、一放大且由一正交性向量之應用組成之變換T係以一線性方式在該等位置之座標上作用之一變換。其經判定以在晶圓之所有位置處係統一的。 Thus a transform T consisting of a translation, a rotation, an amplification, and an application of an orthogonality vector acts in a linear manner on one of the coordinates of the positions. It is determined to be system one at all locations of the wafer.
在一步驟E5期間,針對具有直徑D1之圓之標記中之每一者,基於由在步驟E4期間所判定之變換T所變換之座標而計算一中間殘餘移動。此中間殘餘移動因此經定義為真實移動與由變換T進行之校正之間的差。其由一向量(x,y) 組成。類似地,仍在步驟E5期間,針對具有一直徑D2之圓之標記中之每一者,計算一中間殘餘移動(x,y)。 During a step E5, for each of the markers having the circle of diameter D1, an intermediate residual movement is calculated based on the coordinates transformed by the transformation T determined during step E4. This intermediate residual movement is thus defined as the difference between the true movement and the correction by the transformation T. It consists of a vector (x, y) composition. Similarly, during step E5, an intermediate residual movement (x, y) is calculated for each of the markers having a circle of diameter D2.
然後針對沿著具有直徑D1之圓之所有標記以平均殘餘移動之一向量(Xa,Ya)之形式計算具有直徑D1之圓上之中間殘餘移動之一平均值。亦針對沿著具有直徑D2之圓之所有標記計算中間殘餘對準之一平均值。 An average of one of the intermediate residual movements on the circle having the diameter D1 is then calculated for each of the marks along the circle having the diameter D1 in the form of one of the average residual movement vectors (Xa, Ya). An average of the intermediate residual alignment is also calculated for all marks along a circle having a diameter D2.
一校正函數C然後經判定以應用於源自變換T之位置之座標。此校正函數C僅取決於欲校正之該位置之相對於中心X之距離。針對具有直徑D1之圓且針對具有直徑D2之圓,其經判定以便使在其應用之後所獲得之殘餘移動之平均值最小化。 A correction function C is then determined to apply to the coordinates originating from the position of the transform T. This correction function C depends only on the distance of the position to be corrected relative to the center X. For a circle having a diameter D1 and for a circle having a diameter D2, it is determined to minimize the average of the residual movements obtained after its application.
該校正值形成經添加至源自先前步驟之座標之一向量(Xc,Yc)。 The correction value forms a vector (Xc, Yc) added to the coordinates derived from the previous step.
在一第一變化形式中,該校正函數係關於逐段地相對於中心之距離之一線性函數,一第一段由晶圓之一中心區域組成,且一第二段由晶圓之一周邊區域組成。在此變化形式中,中心區域中包含放置於具有直徑D1之圓上之標記,且周邊區域中包含放置於具有直徑D2之圓上之標記。 In a first variation, the correction function is a linear function of one of the distances from the center piece by piece, a first segment consisting of a central region of the wafer, and a second segment consisting of one of the wafer perimeters Regional composition. In this variation, the central region includes indicia placed on a circle having a diameter D1, and the peripheral region includes indicia placed on a circle having a diameter D2.
該校正函數然後藉由選擇兩個仿射函數(每一區域上一個仿射函數)加以判定,該等兩個仿射函數使得可能消去沿著直徑D1及D2之圓之中間殘餘移動之平均值。此外應用於晶圓之中心區域之函數在晶圓之中心處經選擇為零,同時第二函數在兩個區域之間的接合點處經選擇等於第一函數。在多數情形中該校正函數在兩個段上增加,其中第 二段上具有一較陡斜率。 The correction function is then determined by selecting two affine functions (one affine function per region) that make it possible to eliminate the mean of the intermediate residual movement along the diameters of the diameters D1 and D2. . In addition, the function applied to the central region of the wafer is selected to be zero at the center of the wafer, while the second function is selected at the junction between the two regions to be equal to the first function. In most cases the correction function is added on two segments, where There is a steeper slope on the second segment.
在另一變化形式中,該校正函數在晶圓之半徑之整個長度上係唯一經定義之一函數(在不具有中斷或不具有角點之情況下)。因此其可係二階或一較高階之一多項式,或一更複雜函數。然後其藉由選擇至少兩個參數經判定以便使先前步驟中所計算之中間殘餘移動之平均值最小化。 In another variation, the correction function is uniquely defined over the entire length of the radius of the wafer (with or without corners). Therefore, it can be a second order or a higher order one polynomial, or a more complex function. It is then determined by selecting at least two parameters to minimize the average of the intermediate residual movements calculated in the previous step.
在一項實施例中,以相同權重處理具有直徑D1及D2之圓但亦可能為該等圓分配不同權重。 In one embodiment, the circles having diameters D1 and D2 are treated with the same weight but it is also possible to assign different weights to the circles.
存留步驟E4中所判定之變換T及步驟E5中所判定之校正C之特性,舉例而言藉由將其保存於一電腦媒體上。 The characteristics of the conversion T determined in the step E4 and the correction C determined in the step E5 are stored, for example, by being stored on a computer medium.
參考圖8,在已將晶圓遞送至其之一專門工作單元中或在其中發生晶圓之製備之工作單元中實施一光微影方法。 Referring to Figure 8, a photolithography method is implemented in a work cell in which a wafer has been delivered to one of its specialized work cells or in which wafer fabrication takes place.
在此階段注意,對於恰好在藉由光微影曝光晶圓之前實施步驟E3至E5係有利的,如圖8中所展示,儘管如上文所提及,但其可在製備晶圓時實施。 At this stage it is noted that it is advantageous to implement steps E3 to E5 just prior to exposing the wafer by photolithography, as shown in Figure 8, although as mentioned above, it can be implemented at the time of wafer fabrication.
在一步驟F1期間,步驟E4中所判定之變換T及步驟E5中所判定之校正C之參數係放置於一光微影裝置之記憶體中。 During a step F1, the parameters of the transformation T determined in step E4 and the correction C determined in step E5 are placed in the memory of a photolithography apparatus.
然後針對欲係一處理之對象之每一位置應用變換T及校正C以在晶圓之表面上形成一組件,根據一反覆過程F2-F6,步驟F2係開始對一位置之處理,且步驟F5係結束對一位置之處理。步驟F3係將變換T應用於經處理位置之座標。步驟F4係將隨相對於中心之距離而變之校正C隨後應用於源自步驟F3之座標。然後步驟F6係在繼先前步驟之後 已獲得經校正座標之位置中實施實際光微影。步驟F6亦可作為一變化形式不包含於該反覆過程中。 Then, transform T and correction C are applied to each position of the object to be processed to form a component on the surface of the wafer. According to a repetitive process F2-F6, step F2 begins processing a position, and step F5 The process ends with processing a location. Step F3 applies the transformation T to the coordinates of the processed position. Step F4 will be corrected for the distance C with respect to the center and then applied to the coordinates derived from step F3. Then step F6 is followed by the previous step The actual photolithography is implemented in the position where the corrected coordinates have been obtained. Step F6 can also be included as a variant in the repetitive process.
在藉由光微影曝光晶圓之步驟之前以一一般方式判定變換T及校正C之函數以便實施一單個初始對準。因此,光微影裝置不需要針對欲處理之切片之每一區域移動。此外,所獲得之對準係尤其良好,包含針對承載藉由一分子鍵結方法所轉移之一層之300 mm之晶圓。 The function of transform T and correction C is determined in a general manner to perform a single initial alignment prior to the step of exposing the wafer by photolithography. Therefore, the photolithography apparatus does not need to move for each area of the slice to be processed. In addition, the alignment obtained is particularly good, including a 300 mm wafer for carrying one of the layers transferred by a molecular bonding method.
圖9展示圖7之方法之一替代方案。在一光微影裝置之記憶體中設定步驟E4中所判定之變換及步驟E5中所判定之校正之參數之一步驟F'1之後,在一步驟F'3期間,將變換T應用於欲處理之所有位置,然後,在一步驟F'4期間,將校正C應用於源自步驟F'3之所有位置之座標。然後針對所有位置實施光微影之步驟F'5。 Figure 9 shows an alternative to the method of Figure 7. After setting the conversion determined in step E4 and one of the parameters of the correction determined in step E5, step F'1, in the memory of a photolithography apparatus, the transformation T is applied to the desired one during step F'3. All positions are processed, and then, during a step F'4, the correction C is applied to the coordinates derived from all positions of step F'3. Step F'5 of photolithography is then performed for all locations.
圖10展示一晶圓600,在晶圓600上已展示標記651、652及661至664,一第一標記群組(651及652)位於以中心X為中心具有一半徑D1之一圓上,同時一第二群組之標記(661至664)位於以中心X為中心半徑為D2之一圓上。在所展示之實例中,距離D2大約係距離D1之一半。該第一群組之標記位於一周邊區域620中且該第二群組之標記位於一中心區域610中。 10 shows a wafer 600 on which marks 651, 652 and 661 through 664 have been shown. A first group of marks (651 and 652) is located on a circle having a radius D1 centered on the center X while A second group of indicia (661 to 664) is located on a circle having a radius D2 centered on the center X. In the example shown, the distance D2 is approximately one-half the distance D1. The mark of the first group is located in a peripheral area 620 and the mark of the second group is located in a central area 610.
參考圖11,校正C由晶圓之中心區域610上之一線性校正及晶圓之周邊區域620上之一不同線性校正組成。在所展示之實施例中,此等兩個區域上之該等校正中之每一者在所討論之區域上係線性的,但整個校正C在整個晶圓上係 非線性的。 Referring to Figure 11, the correction C consists of one of linear corrections on the central region 610 of the wafer and one of the different linear corrections on the peripheral region 620 of the wafer. In the illustrated embodiment, each of the corrections on the two regions is linear over the area in question, but the entire correction C is on the entire wafer. Nonlinear.
因此,該校正函數係關於相對於中心之距離逐段線性的,中心區域610定義一第一段且周邊區域620定義一第二段。該校正在周邊區域上較大。參考800展示周邊區域與中心區域上之校正之間的差,且亦展示先前參考圖6所闡釋之殘餘移動之曲線550。隨相對於中心之距離而變之所有逐段之線性校正使得可能滿意地接近真實移動且因此提供極好品質之一對準。 Thus, the correction function is linear with respect to the distance from the center, the central region 610 defines a first segment and the peripheral region 620 defines a second segment. This correction is larger on the peripheral area. Reference 800 shows the difference between the corrections in the peripheral region and the central region, and also shows the curve 550 of the residual movement previously explained with reference to FIG. All piecewise linear corrections as a function of distance from the center make it possible to satisfactorily approach the true movement and thus provide one of the best quality alignments.
另一選擇係,該校正函數C可在全部晶圓上以一單一方式但關於相對於中心之距離以一非線性方式經定義。如先前所提及,其可涉及一至少二次多項式,或一更複雜函數。 Alternatively, the correction function C can be defined in a non-linear manner on all wafers in a single manner but with respect to the distance from the center. As mentioned previously, it may involve an at least quadratic polynomial, or a more complex function.
此外,根據本發明之一變化形式之該校正函數可在不利用放置於兩個不同圓上之標記之情況下經判定。關於其參數中之一者係按另一準則判定或經選擇為固定的之一非線性函數(舉例而言一個二階多項式),可使用在一個且相同距離處之僅一系列之標記。因此,根據此變化形式,該校正較不緊密地適應於晶圓之特定位置偏差,但同樣地其使得可能考量殘餘位置偏差值之非線性特性。 Furthermore, the correction function according to a variant of the invention can be determined without the use of indicia placed on two different circles. Regarding one of its parameters being a non-linear function (for example a second-order polynomial) determined by another criterion or selected as fixed, only a series of marks at one and the same distance can be used. Thus, according to this variation, the correction is less closely adapted to the particular positional deviation of the wafer, but as such it makes it possible to consider the non-linear characteristic of the residual positional deviation value.
最終,圖12展示一種用於使用根據本發明之一位置偏差校正方法產生一個三維複合結構之方法。 Finally, Figure 12 shows a method for producing a three-dimensional composite structure using a positional offset correction method in accordance with the present invention.
此方法以在一初始基板或施體基板上形成一第一系列微組件之一步驟G1(如圖1A及圖1B中所展示)開始。該第一系列之此等微組件形成一微組件層。此形成步驟後續接著 將施體基板結合至一受體基板上之一步驟G2(如圖1C中所展示),且在某些變化形式中後續接著一薄化步驟G3(圖1D)。 The method begins by forming a first series of micro-components on a starting substrate or donor substrate, step G1 (as shown in Figures 1A and 1B). The micro-components of the first series form a micro-component layer. This formation step is followed by The donor substrate is bonded to one of the receptor substrates, step G2 (as shown in Figure 1C), and in some variations, followed by a thinning step G3 (Fig. 1D).
該方法以如圖7至圖9中之步驟E3至E5中所展示判定對準參數之一步驟繼續。因此,欲應用以判定光微影遮罩之參數在此階段係已知的。此等參數特別定義關於該等座標之一線性變換T及隨相對於中心之距離而變之一校正C,該校正C在整個晶圓上關於相對於中心之距離以一非線性方式變化。 The method continues with one of the steps of determining alignment parameters as shown in steps E3 through E5 of Figures 7-9. Therefore, the parameters to be applied to determine the photolithographic mask are known at this stage. These parameters specifically define a linear transformation T for one of the coordinates and a correction C along with the distance from the center, the correction C varying in a non-linear manner over the wafer relative to the distance from the center.
一旦此等參數經判定,該方法即以一第二系列微組件形成一組件層之一光微影步驟繼續。藉由在開始曝光之前已判定用於整個晶圓之一經校正遮罩(如圖9(步驟F'3至F'5)中所展示),或藉由恰好在實施曝光之前個別地校正該等位置(如圖8(步驟F3至F5)中所展示)實施此光微影。在兩種情形中,憑藉在步驟E3至E5期間所判定之參數進行校正。 Once such parameters are determined, the method continues with a second series of micro-components forming a photolithography step of a component layer. By having determined that one of the entire wafers has been calibrated before starting the exposure (as shown in Figure 9 (steps F'3 to F'5)), or by individually correcting the exposure just prior to performing the exposure. This photo lithography is implemented in position (as shown in Figure 8 (steps F3 to F5)). In both cases, the correction is made by means of the parameters determined during steps E3 to E5.
一種用於製作一個三維複合結構之方法可以處理之應用或其他組件層之形成繼續。成品可特別係一BSI感測器。 The formation of an application or other component layer that can be processed by a method for making a three-dimensional composite structure continues. The finished product can be specifically a BSI sensor.
概言之,本發明大大減小殘餘位置偏差且改良所獲得之三維結構之效能。本發明並不限於所闡述之實施例且在申請專利範圍之範疇之上下文中擴展至熟習此項技術者可設想之替代方案。 In summary, the present invention greatly reduces residual positional deviation and improves the performance of the resulting three-dimensional structure. The invention is not limited to the embodiments described and extends to the alternatives conceivable to those skilled in the art in the context of the scope of the claims.
10‧‧‧施體基板/基板/第一基板 10‧‧‧body substrate/substrate/first substrate
10a‧‧‧薄層/層/第一晶圓/第一金屬板 10a‧‧‧thin/layer/first wafer/first metal plate
11‧‧‧微組件/組件/微組件層/第一微組件層 11‧‧‧Microcomponents/components/microcomponent layers/first microcomponent layer
111‧‧‧微組件 11 1 ‧‧‧Microcomponents
112‧‧‧微組件 11 2 ‧‧‧Microcomponents
113‧‧‧微組件 11 3 ‧‧‧Microcomponents
114‧‧‧微組件 11 4 ‧‧‧Microcomponents
121‧‧‧微組件 12 1 ‧‧‧Microcomponents
122‧‧‧微組件 12 2 ‧‧‧Microcomponents
123‧‧‧微組件 12 3 ‧‧‧Microcomponents
124‧‧‧微組件 12 4 ‧‧‧Microcomponents
20‧‧‧受體基板/基板/第二晶圓/第二基板/第二微組件層 20‧‧‧Receiver substrate/substrate/second wafer/second substrate/second micro-component layer
200‧‧‧半導體晶圓/晶圓 200‧‧‧Semiconductor Wafer/Wafer
201‧‧‧對準標記 201‧‧‧ alignment mark
202‧‧‧對準標記 202‧‧‧ alignment mark
203‧‧‧對準標記 203‧‧‧ alignment mark
204‧‧‧對準標記 204‧‧‧Alignment marks
210‧‧‧中心區域 210‧‧‧Central area
220‧‧‧圓形區域 220‧‧‧Circular area
510‧‧‧曲線 510‧‧‧ Curve
520‧‧‧曲線 520‧‧‧ Curve
540‧‧‧經模擬晶圓 540‧‧‧Simulated Wafer
550‧‧‧曲線 550‧‧‧ Curve
600‧‧‧晶圓 600‧‧‧ wafer
610‧‧‧中心區域 610‧‧‧Central area
620‧‧‧周邊區域 620‧‧‧ surrounding area
651‧‧‧標記 651‧‧‧ mark
652‧‧‧標記 652‧‧‧ mark
661‧‧‧標記 661‧‧‧ mark
662‧‧‧標記 662‧‧‧ mark
663‧‧‧標記 663‧‧‧ mark
664‧‧‧標記 664‧‧‧ mark
800‧‧‧周邊區域與中心區域上之校正之間的差 800‧‧‧Difference between corrections in the surrounding area and the central area
P‧‧‧平面 P‧‧‧ plane
△11‧‧‧偏移 △11‧‧‧Offset
△22‧‧‧偏移 △22‧‧‧Offset
△33‧‧‧偏移 △33‧‧‧Offset
△44‧‧‧偏移 △44‧‧‧Offset
圖1A至圖1E展示根據先前技術之半導體組件之一個三 維結構之產生。 1A-1E show a third of a semiconductor component according to the prior art The generation of dimensional structure.
圖2展示在根據先前技術之一對準演算法之應用之後一晶圓上之殘餘位置偏差之實驗值。 2 shows experimental values of residual positional deviations on a wafer after application of an alignment algorithm according to one of the prior art.
圖3及圖4分別展示在一層之結合及轉移之後一晶圓之徑向位置偏差之平均值及位置偏差向量。 3 and 4 respectively show the average value and position deviation vector of the radial position deviation of a wafer after the bonding and transfer of one layer.
圖5展示根據重力效應之一模型化之徑向位置偏差值之一模擬。 Figure 5 shows a simulation of one of the radial positional deviation values modeled according to one of the effects of gravity.
圖6展示根據模型化且憑藉根據先前技術之一對準演算法之最終殘餘位置偏差值之一模擬。 Figure 6 shows a simulation based on one of the final residual position deviation values modeled by the alignment algorithm according to one of the prior art.
圖7展示一種用於製備根據本發明之一晶圓之方法。 Figure 7 shows a method for preparing a wafer in accordance with the present invention.
圖8及圖9展示使用根據本發明之一位置偏差校正方法之兩個光微影方法。 Figures 8 and 9 show two photolithography methods using a positional offset correction method in accordance with the present invention.
圖10展示在根據本發明之一位置偏差校正演算法之應用之後一晶圓上之殘餘位置偏差之實驗值。 Figure 10 shows experimental values of residual positional deviations on a wafer after application of a positional deviation correction algorithm in accordance with the present invention.
圖11圖解說明根據本發明之一特定實施例之位置偏差校正演算法。 Figure 11 illustrates a positional deviation correction algorithm in accordance with a particular embodiment of the present invention.
圖12展示一種用於使用根據本發明之一位置偏差校正方法產生一個三維複合結構之方法。 Figure 12 shows a method for producing a three-dimensional composite structure using a positional deviation correction method in accordance with the present invention.
Claims (16)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| FR1157069A FR2978864B1 (en) | 2011-08-02 | 2011-08-02 | METHOD FOR CORRECTING POSITIONS DESALIGNMENT ON A FIRST GLUE PLATE ON A SECOND PLATE |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW201316389A true TW201316389A (en) | 2013-04-16 |
Family
ID=46614560
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW101127822A TW201316389A (en) | 2011-08-02 | 2012-08-01 | Method for correcting positional deviation on a first wafer bonded to a second wafer |
Country Status (3)
| Country | Link |
|---|---|
| FR (1) | FR2978864B1 (en) |
| TW (1) | TW201316389A (en) |
| WO (1) | WO2013017924A2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI875320B (en) * | 2023-03-23 | 2025-03-01 | 日商斯庫林集團股份有限公司 | Substrate bonding device and substrate bonding method |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5763116B2 (en) * | 2013-03-25 | 2015-08-12 | 株式会社東芝 | Manufacturing method of semiconductor device |
| US10495990B2 (en) | 2014-12-12 | 2019-12-03 | Asml Netherlands B.V. | Methods and apparatus for calculating substrate model parameters and controlling lithographic processing |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2002099373A2 (en) * | 2001-05-25 | 2002-12-12 | California Institute Of Technology | Determining large deformations and stresses of layered and graded structures to include effects of body forces |
| US20080182344A1 (en) * | 2007-01-30 | 2008-07-31 | Steffen Mueller | Method and system for determining deformations on a substrate |
| WO2010006935A2 (en) * | 2008-07-14 | 2010-01-21 | Asml Netherlands B.V. | Alignment system, lithographic system and method |
| FR2943177B1 (en) * | 2009-03-12 | 2011-05-06 | Soitec Silicon On Insulator | METHOD FOR MANUFACTURING A MULTILAYER STRUCTURE WITH CIRCUIT LAYER REPORT |
| FR2955654B1 (en) * | 2010-01-25 | 2012-03-30 | Soitec Silicon Insulator Technologies | SYSTEM AND METHOD FOR EVALUATING INHOMOGENOUS DEFORMATIONS IN MULTILAYER PLATES |
-
2011
- 2011-08-02 FR FR1157069A patent/FR2978864B1/en not_active Expired - Fee Related
-
2012
- 2012-07-18 WO PCT/IB2012/001404 patent/WO2013017924A2/en not_active Ceased
- 2012-08-01 TW TW101127822A patent/TW201316389A/en unknown
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI875320B (en) * | 2023-03-23 | 2025-03-01 | 日商斯庫林集團股份有限公司 | Substrate bonding device and substrate bonding method |
Also Published As
| Publication number | Publication date |
|---|---|
| FR2978864B1 (en) | 2014-02-07 |
| FR2978864A1 (en) | 2013-02-08 |
| WO2013017924A3 (en) | 2013-05-23 |
| WO2013017924A2 (en) | 2013-02-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110807273B (en) | Global wafer distortion improvement based on determination of local distortion of semiconductor wafer | |
| EP2539778B1 (en) | Method for alignment optimization with respect to plurality of layers | |
| CN106547171B (en) | A kind of alignment compensation system and method for lithographic equipment | |
| US8594824B2 (en) | Method and apparatus for performing pattern alignment to plurality of dies | |
| US20100304280A1 (en) | Method of forming a template, and method of manufacturing a semiconductor device using the template | |
| US20110315077A1 (en) | Template, manufacturing method, and processing method | |
| JP2009532909A (en) | Method for simultaneously patterning a substrate having a plurality of fields and alignment marks | |
| US11131924B2 (en) | Method and apparatus for forming pattern on imprint material | |
| JP6273860B2 (en) | Imprint mold and semiconductor device manufacturing method | |
| JP2014053426A (en) | Exposure device, exposure method, and semiconductor device manufacturing method | |
| JP2023017779A (en) | Method of pattern placement correction | |
| JP2019149415A (en) | Imprint method, imprint device, method of manufacturing mold, and method of manufacturing article | |
| TW201316389A (en) | Method for correcting positional deviation on a first wafer bonded to a second wafer | |
| KR101675380B1 (en) | method for correcting overlay and manufacturing method of semiconductor device used the same | |
| TWI575307B (en) | Data correction apparatus, drawing apparatus, data correction method, and drawing method | |
| US20120090489A1 (en) | Nanoimprint method | |
| JP2003297716A (en) | Mask pattern correction method, mask manufacturing method, mask, and semiconductor device manufacturing method | |
| CN103365107B (en) | Matching and calibrating method for multi-off-axis aligning system | |
| JP2012256798A5 (en) | ||
| US11587889B2 (en) | Reduced pattern-induced wafer deformation | |
| JP2016009797A (en) | Positional accuracy estimation method and positional accuracy assurance method | |
| CN113608412B (en) | Semiconductor device and manufacturing method thereof and electronic device | |
| Misat et al. | Overlay Diagnostics of Die-to-die Alignment on the Kulicke and Soffa LITEQ 500 Stepper | |
| TW202137300A (en) | Exposure method, exposure apparatus, and semiconductor device manufacturing method | |
| TWI887270B (en) | Lithography system and method of forming patterns |