[go: up one dir, main page]

TW200816407A - Window manufacture method of semiconductor package type printed circuit board - Google Patents

Window manufacture method of semiconductor package type printed circuit board Download PDF

Info

Publication number
TW200816407A
TW200816407A TW095135043A TW95135043A TW200816407A TW 200816407 A TW200816407 A TW 200816407A TW 095135043 A TW095135043 A TW 095135043A TW 95135043 A TW95135043 A TW 95135043A TW 200816407 A TW200816407 A TW 200816407A
Authority
TW
Taiwan
Prior art keywords
mask
circuit board
printed circuit
gold
solder
Prior art date
Application number
TW095135043A
Other languages
English (en)
Other versions
TWI333265B (en
Inventor
Chang-Bo Jung
Choon-Hwan Oh
Original Assignee
Simm Tech Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Simm Tech Co Ltd filed Critical Simm Tech Co Ltd
Publication of TW200816407A publication Critical patent/TW200816407A/zh
Application granted granted Critical
Publication of TWI333265B publication Critical patent/TWI333265B/zh

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/24—Reinforcing the conductive pattern
    • H05K3/241—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus
    • H05K3/242—Reinforcing the conductive pattern characterised by the electroplating method; means therefor, e.g. baths or apparatus characterised by using temporary conductors on the printed circuit for electrically connecting areas which are to be electroplated
    • H10W70/60—
    • H10W70/05—
    • H10W70/68—
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0137—Materials
    • H05K2201/0166—Polymeric layer used for special processing, e.g. resist for etching insulating material or photoresist used as a mask during plasma etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061—Etching masks
    • H05K3/064—Photoresists
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H10W42/20—

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Electroplating Methods And Accessories (AREA)
  • Wire Bonding (AREA)

Description

200816407 九、發明說明： 【發明所屬之技術領域】 針對半導體封裝用印刷電路板之製造方法，本發明涉及— 種半導體封裝用印刷電路板之窗口加工方法，通過在單面、雙 面、、多層(Multi Layer)產品上下整體敷銅之基板上，通過顯影二 蝕刻及剥離形成電路，在除上述形成之電路之指狀焊片與焊盤 之外之部分形成絕緣層，通過鍍金用導線，在上述指狀焊^ 坪盤上鍍金形成鍍金/鏟鎳層，為去除在上述鍍金用導線及槽口 加工發生之金屬毛刺，在上述指狀焊片部分進行遮蓋後 布線及制離，從而能夠消除上述指狀烊片之金屬毛刺造成之雨 氣乾擾，提高可靠性。 屯 【先前技術】 圖-涉及以往半導體封裝用印刷電路板之製造方法。如上 ^圖-所示’以往方法包括如下幾個步驟：顯影步驟，在敷鋼 壓附乾膜，除將形成指狀焊片之部分外，其餘部分均 外邵。_步驟，去除在上述㈣步財暴露於外部之 : = 焊片。退膜步驟，在上述_步驟中形成 上、f、J乂絲上述壓附之乾膜”且烊塗布步驟’使除通過 卿成之指狀料與焊盤之外之财區域絕緣。 進崎塗转‘財絲之指料片與焊盤 驟中進订麵金後，加工形成印刷電路板之外形及槽口。 ’ 歸於通過如上方法製造之半
Chip)或 FBGA(Fine Pi = 封 I 件 BOC(Board On 列）板而丄 nd Array，精細傾斜球狀網陣排 丨Γ合裝件之巾央，在胸旨狀洋 片進仃鍍金所需之鍍金線排列於中央。但是，如圖二所示，在 6 200816407 上述指狀焊片（20)上未塗布其它物質之情況下，利用布線方法加 工槽口（30)時，上述指狀焊片（2〇)之鍍金線(1〇)被推動，發生金 屬毛刺(40)，上述金屬毛刺(4〇)可能會接近或接觸與半導體芯片 導電連接之烊線，如果與鄰近之指狀焊片接觸，則會發生電氣 干擾，引起短路，導致印刷電路板出現不良。 【發明内容】 、本發明正疋為解決上述問題而提出，其目的在於提供一種 半導體封裝用印刷電路板之窗口加工方法，在半導體封裝所使 Π用之印刷電路板之製造步驟巾，為防止在鍍金/鍍鎳後進行布線 加工時，鍍金線向推向上述布線之加工方向之現象，在上述鐘 金/鍍鎳後，利用支持遮罩加工部位的鍍金線，防止發生金屬毛 刺。 【圖式簡單說明】 圖-顯示以往半導體封裝用印刷電路板之製造方法之流 程圖。 圖-顯示以往半導騎裝用印刷電路板之製造方法中之 布線步驟之附圖。 圖一顯本發明之半導體封裝用印刷電路板之窗口加工 方法之流程圖。 圖四齡本發明之半導體封裝用印刷電路板之窗口加工 方法中之遮罩塗布步驟之附圖。 圖五顯不本發明之半導體封裳用印刷電路板之窗 口加工 方法中之遮罩剝離步驟之附圖。 【實施方式】 本發明之半導體封裳用印刷電路板之製造方法可以減少因 去除印刷電路板之引線指狀焊片之鐵金導線及加工與半導體芯 200816407 片引線接合所需之槽讀發生之金屬補(Bui：轉致之電氣干 為實現上述目的，如圖三所示，本發明由如下幾個步驟構 成：顯影步驟，在敷銅基板兩面壓附乾膜，除將形成指狀焊片 之部分外，使其他部分均暴露於外部。姓刻步驟，去除在上述 ’ 顯影步驟暴露於外部之部分之銅，形成指狀焊片。退膜步驟， 在上述細I步卿成指狀焊片後’去除上祕附之乾膜。阻焊 塗布步驟’使除通過上述退膜步驟形成之指狀焊片與焊盤之外 Γ'之區賴緣。鍍金/鍍鎳步驟，在上述阻烊塗布步射暴露之指 狀烊片與焊盤上進行錢，形成鍍金/鍍鎳層。料塗布步驟， 在上述鍍金/鍍鎳步驟進行鍍金後，利用遮罩支持鍵金線。布線 步驟，以在上述遮罩塗布步驟中被遮蓋之鍍金線為中心，加工 形成印刷電路板之外形及槽口。遮罩剝離步驟，在上述布線步 驟中加工槽口後，去除鍍金線上塗布之遮罩。 仙於上述布辭驟之遮料布步财，利職光或顯像， 在=布遮罩物質後形成遮罩區域。在上述遮罩塗布步驟中，遮 罩塗布物質使用固態或液態之物質。
.驟中，在形成指狀焊片（1〇〇) L ’以上述指狀焊片Π00)斑餹合竣 在上述顯影步驟至鍛金/鍍錄步驟中， 與焊盤之印刷電路板完成後，以
8 200816407 以上說明本發明之有益 實施例，在不超伽下申請本發明並雜足於上述 況下，具有本發明所屬領域常1 & =所申叙本發明要旨之情 飞吊4者均可進行多種變更實 综上所述，本發明針對以往布線加4 工時發生金屬毛刺之問題，在上述槽口加工部位排狀^ 上另行應用遮罩，防止在上述槽口處發生麵，消除因布線加 工造成之推動現象，可使上述金屬毛㈣起之錢谓最小化， 可以顯著降低印刷電路板之不良率。 f 【主要元件符號說明】 10 鍍金線 20 指狀焊片 30 槽口 (窗口） 40 至屬毛刺 100 指狀焊片 110 鍍金線 120 遮罩 130 槽口 (窗口） / 9

Claims (1)

  1. 200816407 十、申請專利範圍： 1. -種半導體封裝用印刷電路板之窗口加 發生金屬補之半輕縣騎 對不至於 徵包括如下幾個步驟造万法，其特 除將形成指轉片之料外，财㈣乾膜， ;狀焊片；退膜步驟，在上频刻步^ =迷壓附之乾膜；阻焊塗布步驟，使除通過 = :成之指狀焊片與烊盤之外之區域絕緣;鏟金二3驟 在^述阻焊塗布步财暴露之指狀烊片與焊盤上進行電』， 形成鍵金績鎳層；遮罩塗布步驟，在上述“ =後’利用遮罩支持鍍金線;布線步帮；上= Γ卜2Γ被遮蓋之鍍錄射"，加工軸印刷電路板之 =形及槽口；遮罩剝離步驟，在上述布線步驟中加工槽口後， 去除鍍金線上塗布之遮罩。 2. 根據中請摘細第丨傭述之伟體魏用印刷電路板之 c 窗口加工方法’其特徵為’在祕上述布綠步驟之遮罩塗布 步風中’利用漏光或顯像，在塗布遮罩物質後形成遮罩區域。 3. ^據憎補顧第丨韻述之半導體魏騎刷電路板之 ‘ 口加工方法’其特徵為，在上述遮罩塗布步驟中，遮罩塗 布物質使用固態或液態之物質。
TW095135043A 2005-04-12 2006-09-22 Window manufacture method of semiconductor package type printed circuit board TWI333265B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020050030136A KR100648916B1 (ko) 2005-04-12 2005-04-12 반도체 패키지용 인쇄회로기판의 윈도우 가공방법
PCT/KR2006/001354 WO2006109997A1 (en) 2005-04-12 2006-04-12 Window manufacture method of semiconductor package type printed circuit board

Publications (2)

Publication Number Publication Date
TW200816407A true TW200816407A (en) 2008-04-01
TWI333265B TWI333265B (en) 2010-11-11

Family

ID=37087238

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095135043A TWI333265B (en) 2005-04-12 2006-09-22 Window manufacture method of semiconductor package type printed circuit board

Country Status (5)

Country Link
JP (1) JP4701248B2 (zh)
KR (1) KR100648916B1 (zh)
CN (1) CN100514612C (zh)
TW (1) TWI333265B (zh)
WO (2) WO2006109967A2 (zh)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100891334B1 (ko) 2007-05-25 2009-03-31 삼성전자주식회사 회로기판, 이를 구비하는 반도체 패키지, 회로기판의제조방법 및 반도체 패키지 제조방법
TWI334320B (en) 2007-07-16 2010-12-01 Nanya Technology Corp Fabricating method of gold finger of circuit board
CN101488486B (zh) * 2008-01-15 2010-06-02 力成科技股份有限公司 可开槽式线路基板
KR100941982B1 (ko) * 2008-04-07 2010-02-11 삼성전기주식회사 보드온칩 패키지 기판 제조방법
CN102480844B (zh) * 2010-11-23 2014-05-07 深南电路有限公司 一种防渗镀的pcb镀金板制造工艺
CN108513433A (zh) * 2018-04-24 2018-09-07 苏州维信电子有限公司 一种隔锡的柔性线路板pad及其制造方法
CN114121791A (zh) * 2021-11-25 2022-03-01 日月光半导体(上海)有限公司 集成电路装置及其制造方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05136327A (ja) 1991-11-12 1993-06-01 Toshiba Corp 半導体パツケージ
US5281851A (en) 1992-10-02 1994-01-25 Hewlett-Packard Company Integrated circuit packaging with reinforced leads
JP3415089B2 (ja) * 1999-03-01 2003-06-09 住友金属鉱山株式会社 プリント配線板の製造方法
JP2001110838A (ja) * 1999-10-07 2001-04-20 Hitachi Chem Co Ltd 半導体装置、それに用いる半導体支持基板、及び半導体装置の製造方法
JP2002299790A (ja) * 2001-03-30 2002-10-11 Ibiden Co Ltd ルータ加工方法およびルータ加工された基板
KR20020085635A (ko) * 2001-05-09 2002-11-16 주식회사 심텍 캐슬형 인쇄회로기판의 외곽 라우팅 방법
US7173322B2 (en) * 2002-03-13 2007-02-06 Mitsui Mining & Smelting Co., Ltd. COF flexible printed wiring board and method of producing the wiring board
KR100617585B1 (ko) * 2004-01-28 2006-09-01 주식회사 뉴프렉스 연성 인쇄회로기판의 제조방법

Also Published As

Publication number Publication date
KR100648916B1 (ko) 2006-11-27
TWI333265B (en) 2010-11-11
KR20060108045A (ko) 2006-10-17
WO2006109997A1 (en) 2006-10-19
CN1989612A (zh) 2007-06-27
JP4701248B2 (ja) 2011-06-15
CN100514612C (zh) 2009-07-15
JP2008519426A (ja) 2008-06-05
WO2006109967A2 (en) 2006-10-19

Similar Documents

Publication Publication Date Title
TWI235439B (en) Wiring structure on semiconductor substrate and method of fabricating the same
JP7051508B2 (ja) 半導体装置および半導体装置の製造方法
TW200915513A (en) Packaging substrate structure and method for manufacturing the same
TW200807588A (en) Semiconductor device, built-up type semiconductor device using the same, base substrate, and manufacturing method of semiconductor device
JP7179526B2 (ja) 半導体装置および半導体装置の製造方法
CN102456648A (zh) 封装基板及其制法
JP3538029B2 (ja) 半導体装置の製造方法
TW201227898A (en) Package substrate and fabrication method thereof
TW200816407A (en) Window manufacture method of semiconductor package type printed circuit board
JP4342892B2 (ja) 半導体装置およびその製造方法
TWI240400B (en) Method for fabricating a packaging substrate
JP2014504034A (ja) リードクラックが強化された電子素子用テープ
JP7382170B2 (ja) 半導体装置
CN1808701B (zh) 一种封装基板的制造方法
CN209312758U (zh) 一种硅片封装结构
TW200428631A (en) Chip scale package and method of fabricating the same
JP2017103376A (ja) 半導体装置
KR100599636B1 (ko) 무 도금선 패턴을 갖는 비오씨 반도체 패키지용인쇄회로기판의 제조방법
JP2001118957A (ja) 半導体装置
KR20130025643A (ko) 칩 패키지 부재 제조 방법
TW515061B (en) Electroplating nickel/gold process and structure for electric contact pad of chip package substrate
CN109727949B (zh) 一种硅片封装结构及其制备方法
TWI339416B (en) Method of forming conductive bumps with different diameters
CN108666293B (zh) 线路载板及其制造方法
TWI387020B (zh) 用於一半導體積體電路之導電結構及其成形方法