TW200535261A - Transparent conductive thin film and method of manufacturing thereof - Google Patents
Transparent conductive thin film and method of manufacturing thereof Download PDFInfo
- Publication number
- TW200535261A TW200535261A TW93111567A TW93111567A TW200535261A TW 200535261 A TW200535261 A TW 200535261A TW 93111567 A TW93111567 A TW 93111567A TW 93111567 A TW93111567 A TW 93111567A TW 200535261 A TW200535261 A TW 200535261A
- Authority
- TW
- Taiwan
- Prior art keywords
- conductive film
- transparent conductive
- substrate
- manufacturing
- scope
- Prior art date
Links
Landscapes
- Manufacturing Of Electric Cables (AREA)
- Physical Vapour Deposition (AREA)
- Non-Insulated Conductors (AREA)
Abstract
Description
200535261 五、發明說明(1) 【發明所屬之技術領域】 本發明是有關於一種透明導電薄膜(transparent conductive thin film)及其製造方法’且特別疋有關於 一種可撓性基材上以低溫製程形成之透明導電薄膜及其製 造方法。 【先前技術】 隨著高科技之發展,視訊產品,特別是數位化之視訊 或影像裝置已經成為在一般曰常生活中所常見的產品。這 些數位化之視訊或影像裝置中,顯示器是一個重要元件, 用以顯示相關資訊,以便使用者由顯示器讀取資訊,或進 而控制裝置的運作。 目前的顯示器多採用耐溫的玻璃作為基材,以符合製 程上的要求。不過,在未來電腦(computer)、通訊 (communication )和消費性電子(consumer electronic)產 品曰趨輕薄短小及高功能化之趨勢下,近來各界研究之重 點已轉為如何在可撓性塑膠基板上沈積透明導電薄膜。 但疋’因為塑膠基材屬於不耐溫的材料,所以無法採 用攝氏3 5 0度以上的高溫製程來沈積結晶度高的透明導電 薄膜。而採用低溫製程又會造成導電薄膜結晶不良,進而 導致透明導電薄膜的電阻上升,因此低溫濺鍍製程開發, 以沉積高透光、低電阻之導電薄膜,為目前各國所競^目研 發重點。 於本國專利第48 9 0 1 9 5號中曾提出以水對惰性氣體之 分壓比於2· 5 X ΙΟ-6〜7 x 10-4的範圍,並控制成膜期間基板 Μ200535261 V. Description of the invention (1) [Technical field to which the invention belongs] The present invention relates to a transparent conductive thin film and a manufacturing method thereof ', and particularly to a flexible substrate with a low temperature process The formed transparent conductive film and its manufacturing method. [Previous technology] With the development of high technology, video products, especially digital video or imaging devices, have become common products in ordinary life. In these digitized video or image devices, the display is an important component for displaying related information so that the user can read the information from the display or control the operation of the device. Most current displays use temperature-resistant glass as the substrate to meet process requirements. However, in the future, computer, communication and consumer electronic products will become thinner, lighter, shorter and more functional. In recent years, the focus of research in various circles has shifted to how to use flexible plastic substrates. Deposit a transparent conductive film. However, because the plastic substrate is a material that is not resistant to temperature, a high-temperature process above 350 degrees Celsius cannot be used to deposit a highly conductive transparent conductive film. The low-temperature process will cause poor crystallinity of the conductive film, which will lead to the increase in resistance of the transparent conductive film. Therefore, the development of the low-temperature sputtering process to deposit conductive films with high light transmission and low resistance has become the focus of research and development in various countries. In national patent No. 48 9 0 1 9 5 it has been proposed that the partial pressure ratio of water to inert gas is in the range of 2.5 x 10-6 to 7 x 10-4, and to control the substrate during film formation Μ
200535261 五、發明說明(2) 之溫度保持 的方法。然 氧的氣氛下 終之透明導 技術,而且 處理。 另外, 式,在接近 源,其中混 後,在靶和 膜。其中基 美國專利US 術。 【發明内容 因此, 製造方法, 透明及低電 本發明 具備高透光 性。 本發明 間歇式賤鍍 前述間歇式 段,其中各 f80 下,而於透明基板上形成透明導電膜 後,基乂η上形成透明導電膜之層積體在含有 ,以80〜150 C熱處理0·5〜12小時,以獲得最 電膜1 t ΐ述專利並未揭露「間歇式」的濺鍍 ,本申知專利之技術不需在薄膜形成後進行熱 美國專 乾的地 合物包 基底之 底的溫 6, 383 本發明 用以賦 阻特性 的又一 、低電 提出一 製程於 濺鍍製 濺鍍階 6 ,383’345冒提出以離子束滅鑛方 ί Ϊ t 一混合物作為一初始錢鑛離子束 各个月性氣體和低電子親缺 間提供一氯教,以從々 系 洛命协乳 以獲得最終之透明導電 度而維持在2 5 t〜1 〇 〇它之間。但是, ,…同樣沒有揭露「間歇式」的一錢技 提供一種透明,電薄膜的 南〉皿的基材如壓克力基材兼具高 目的就是在提供一種透 阻以及非晶質或呈蚨7 守电得联兵 負次具較低的結晶度等特 種,明導電薄膜的製造方法 一基材上沉積一導雷鴒 糸糟由 叙々紅奴π、我…导電涛膜’其特徵在於 程包括數段濺鍍階段以及數段中斷階 段以基材受濺鍍時瓿帛 白 τ “、、系積達其熱變形溫200535261 V. Description of the invention (2) Method for maintaining temperature. Under the oxygen atmosphere, the transparent conductive technology is finally processed. In addition, the formula is close to the source, where after mixing, the target and the membrane. Among them are US patents. [Summary of the Invention] Therefore, the manufacturing method is transparent and low-power. The present invention has high light transmittance. According to the present invention, the aforementioned intermittent section is plated intermittently, each of which is f80, and after the transparent conductive film is formed on the transparent substrate, the layered body forming the transparent conductive film on the substrate 含有 is contained and heat-treated at 80 ~ 150 C. 0 · 5 ~ 12 hours to obtain the most electric film 1 t. The above-mentioned patent does not disclose "intermittent" sputtering. The technology of this patent does not need to heat the geothermally-coated geodesic substrate after the film is formed. Base temperature 6, 383 The present invention is another low-current method for imparting resistance characteristics. A sputtering process is proposed at sputtering stage 6, 383'345. Ion beam annihilation method is proposed. Ί t a mixture as an initial The money mine ion beam provides a chlorine between the monthly gas and the low electron affinity, to obtain the final transparent conductivity from the actinide Luo Luoxie milk, and maintain it between 25 t ~ 100. However,… also does not disclose the "intermittent" technology to provide a transparent, electrically thin film substrate, such as acrylic substrates, which are both high in purpose, is to provide a kind of transmission resistance and amorphous or蚨 7 Shou Dian Lian Bing has negative characteristics such as low crystallinity, a method for manufacturing a conductive thin film, deposition of a conductive material on a substrate, and a conductive material. The characteristics of the conductive film are described by 々 红 奴 π, I ... The process includes several stages of sputtering and several stages of interruption. When the substrate is sputtered, the container is white τ ", and the system reaches its thermal deformation temperature.
200535261 五 、發明說明(3) 度(heat distortion temperature, HDT)之前停止,而各 中斷階段是安排於濺鍍階段之間。 本發明又提出一種利用前述製造方法所製的透明導電 薄膜,其特徵在於這種透明導電薄膜係非晶質、透光率在 70-90%之間以及片電阻在10-500 Ω/匚]。 本發明因為採用間歇式濺鍍製程沉積如氧化銦錫 (IT0)薄膜的透明導電薄膜,所以能夠在低溫(基材埶 溫度以下),於不耐高溫的基材上形成具備高透光/低/ 阻以及非晶質或具較低的結晶度等特性的導 - 避免不耐高溫的基材因高溫而變形與裂解。/ 、 ' 傳統連續式濺鍍製程會有丨τ〇靶材因 其中氧氣逸出,影響系統之氣氛配比,因而長期轟擊而導致 有系統之氣氛配比較不受影響之優點 ::Τ僅兼具 間歇時間來釋放轟擊應力,以提供原子及堆豐可利用 間,而達到平衡狀態,導二缺移動所需時 錯的透光率。 透導電相兼具低片電阻及不 aί外,本發明除對於如壓克力材料等石4 i ΐ ΐ ίΛ效外,,所有需由高溫改採二:高溫的基材 =ί材(耐溫玻璃及不耐溫之塑膠類材料:;件之滅鑛製 良 〜白有不同程度 另外’本發明之間歇式濺製 達轉或往復速率:制=== 為讓本發明之上述 玟和其他目&、特 1曼點能更明顯200535261 V. Invention description (3) Stop before heat distortion temperature (HDT), and each interruption phase is arranged between the sputtering phases. The present invention also proposes a transparent conductive film prepared by using the foregoing manufacturing method, which is characterized in that the transparent conductive film is amorphous, the light transmittance is between 70-90%, and the sheet resistance is 10-500 Ω / 匚] . Because the present invention adopts an intermittent sputtering process to deposit a transparent conductive film such as an indium tin oxide (IT0) film, it can form a substrate with high light transmission / low temperature on a substrate that is not resistant to high temperatures (below the substrate temperature). / Resistance and amorphous or low crystallinity characteristics-to avoid high temperature resistant substrate deformation and cracking. / 、 'The traditional continuous sputtering process will have a ττ target because of the escape of oxygen in it, which affects the system's atmosphere ratio, so the long-term bombardment results in a systematic atmosphere configuration which is relatively unaffected. Intermittent time is used to release the bombardment stress, so as to provide the available space between the atom and the reactor, and to reach an equilibrium state, leading to the wrong light transmittance required for the second movement. The transparent conductive phase has both low sheet resistance and non-a. In addition to the effect of stone 4 i ΐ ΐ Λ, such as acrylic materials, the present invention needs to be changed from high temperature to two: high temperature substrate = ί material (resistant Temperature-resistant glass and non-temperature-resistant plastic materials: The pieces can be made of different minerals and have a different degree of whiteness. In addition, the intermittent splashing speed or reciprocating rate of the present invention: make === Other items & special 1 man points can be more obvious
200535261 五、發明說明(4) 易懂,下文特舉一較佳實施例,並配合所附圖式,作詳細 說明如下。 【實施方式】 圖1是依照本發明一較佳實施之透明導電薄膜的步驟 流程圖。 請參照圖1 ,本實施例係藉由一間歇式濺鍍製程(步驟 100) ’於一基材上沉積一導電薄膜,其中基材的溫度需保 持於室溫至基材熱變形溫度(heat distortion temperature, HDT)之間:舉例來說,當基材為壓克力基 材時,由於壓克力基材之熱變形溫度約為8〇°c,為避免基 材變形與裂解,壓克力基材的溫度需被控制並保持於8 〇 〇c 以下。而前述間歇式濺鍍製程1 〇 〇譬如包括有多段濺鑛階 段(步驟1 0 2 )以及多段中斷階段(步驟1 〇 4 )。其中,各中斷 階段104被安排於濺鍍階段1〇2之間,每一濺鍍階段1〇2需 考置整體錢鑛膜厚所需總時間,而每一丨賤錢階段所需時間 需小於濺鍍時基材溫度上升至熱變形溫度所需時間,且每 一中斷階段1 0 4的時間,需考量平衡時間及量產效率,例 如是在0 · 5〜9 0分鐘之間。雖然圖1的步驟丨〇 〇中僅繪示出 一個中斷階段(步驟丨〇4),但是這並非用以限定本^明的 中斷階段1 04與濺鍍階段1〇2的次數;亦即,凡是以%間歇 式賤鍍製程」的概念形成透明導電薄膜者,均為本發明所 欲保護的範圍,且本發明可藉由旋轉或往復方式,利用旋 轉或往復速率控制亦或再輔以間歇之時間調控來達成。 另外’本發明的間歇式濺鍍製程1 0 0可採用錢鑛設備200535261 V. Description of the invention (4) It is easy to understand. A preferred embodiment is given below, and it will be described in detail with the accompanying drawings. [Embodiment] Fig. 1 is a flowchart of steps of a transparent conductive film according to a preferred embodiment of the present invention. Please refer to FIG. 1. In this embodiment, an intermittent sputtering process (step 100) is used to deposit a conductive film on a substrate, wherein the temperature of the substrate needs to be maintained at room temperature to the heat distortion temperature of the substrate (heat distortion temperature (HDT): For example, when the substrate is an acrylic substrate, the thermal deformation temperature of the acrylic substrate is about 80 ° c. To avoid substrate deformation and cracking, acrylic The temperature of the force substrate needs to be controlled and maintained below 800 ° C. The foregoing intermittent sputtering process 100 includes, for example, a multi-stage sputtering stage (step 102) and a multi-stage interruption stage (step 104). Among them, each interruption stage 104 is arranged between the sputtering stages 102, and each sputtering stage 102 needs to consider the total time required for the overall thickness of the money deposit film, and the time required for each cheap money stage Less than the time required for the substrate temperature to rise to the thermal deformation temperature during sputtering, and the time for each interruption period is 104, the balance time and mass production efficiency need to be considered, for example, between 0.55 ~ 90 minutes. Although only one interruption phase (step 〇 04) is shown in step 丨 00 in FIG. 1, this is not intended to limit the number of interruption phases 104 and sputtering phase 102 of the present invention; that is, Anyone who forms a transparent conductive film based on the concept of "% intermittent base plating process" is the scope of the present invention, and the present invention can use the rotation or reciprocating method, use the rotation or reciprocating rate control, or supplement the intermittent Time to achieve. In addition, the intermittent sputtering process of the present invention can use a money mining equipment.
第14頁 200535261 五、發明說明(5) 來執行,如脈衝式直流電漿磁控賤鑛設備或射頻交流電漿 磁控濺鍍設備,但亦適用於各式鍍膜設備。而且,因為本 發明能應用於所有需由高溫改採低溫條件之濺鍍製程及基 材,所以圖1之製程可應用於一般的透明塑膠基材或玻璃 基材,其中透明塑膠基材包括壓克力基材(acrylic substrate)如聚曱基丙烯酸甲酉旨 (polymethylmethacrylate ,PMMA)、聚酯(polyester)、 聚碳酸醋(polycarbonate, PC)、聚亞醯胺(polyimide, PI)及ART0N®等,而玻璃基材包括耐熱玻璃等。此外,本 發明所形成之導電薄膜例如包括常用於顯示器之氧化銦錫 (ΙΤ0)薄膜。 而且,採用本發明之間歇式濺鍍製程所製的透明導電 薄膜具有非晶質或具較低的結晶度、透光率在7 0 - 9 0 %之 間、片電阻在1 0 - 5 0 0 Ω/ □的特性。以下即為應用本實施 例所進行的實驗例,其中還包含習知連續濺鍍製程作為對 照例。 實驗例 1. 鍍膜條件: 實驗例中的各組基材均為壓克力基材、靶材則為銦錫 氧化物(I T 0 )。而濺鍍氣氛為氬氣(9 9 % )與氧氣(丨% ),其中 並未添加水或氳氣專氣體。機鑛設備則為脈^式磁巧雷难 濺鍍機(台灣倍強公司製),其濺鍍功率為3〇 $。 工’ 2. 改變條件: 作為對照例的連續式減錢製程的丨賤錢時間為3 〇 〇 〇秒Page 14 200535261 V. Description of the invention (5) For implementation, such as pulsed DC plasma magnetron basement equipment or RF AC plasma magnetron sputtering equipment, but it is also applicable to all types of coating equipment. Moreover, because the present invention can be applied to all sputtering processes and substrates that require high temperature to low temperature conditions, the process of FIG. 1 can be applied to general transparent plastic substrates or glass substrates, where the transparent plastic substrate includes Acrylic substrates such as polymethylmethacrylate (PMMA), polyester, polycarbonate, PC, polyimide (PI), and ART0N® The glass substrate includes heat-resistant glass and the like. In addition, the conductive film formed by the present invention includes, for example, an indium tin oxide (ITO) film commonly used in displays. In addition, the transparent conductive film prepared by the intermittent sputtering process of the present invention has an amorphous or low crystallinity, a light transmittance between 70-90%, and a sheet resistance between 10-50. 0 Ω / □ characteristic. The following is an experimental example using this embodiment, which also includes a conventional continuous sputtering process as a comparative example. Experimental example 1. Coating conditions: The substrates of each group in the experimental examples are acrylic substrates, and the target material is indium tin oxide (I T 0). The sputtering atmosphere was argon (99%) and oxygen (丨%), and no water or radon gas was added. The mining equipment is a pulse-type magnetic lightning hard-sputtering machine (manufactured by Taiwan Double Strong Co., Ltd.) with a sputtering power of 30 $.工 ’2. Changing conditions: The comparative example's continuous money-reduction process has a cheap time of 3,000 seconds.
13259twf.ptd 第15頁 200535261 五、發明說明(6) (真空度5-7mtorr),一次完成透明導電薄膜的沈積。 本發明之間歇式濺鍍製程則分為(1 )濺鍍時間1 0 0 0秒 (真空度5 - 7 m t 〇 r r ) ’歇息調節時間〇秒’循壞二次(即滅鑛 總時間3 0 0 0秒,三次完成),以及(2 )濺鍍時間1 〇 〇 〇秒(真 空度5-7mtorr ),歇息時間1小時(真空度5 X 1 〇-3mtorr ), 循環三次(即濺鍍總時間3 0 0 0秒,歇息調節時間3小時,三 次完成)兩個實例。其中,每一中斷階段(請見圖1之步驟 1 0 4)的時間係指每一次「歇息調節時間」的時間。 而以上製程所得的透明導電銦錫氧化物薄膜經測膜 厚、測片電阻及X射線繞射(X - r a y d i f f r a c t i ο η,X R D )後 的結果顯示於下表一。 表 一 連虿式 間歇式(1) · 間歇式(2) 片電阻(Ω/CD 74.4+9.6 44.3±16.6 24_6土1_1 膜厚(nm) 768±13 770+19 7454:15 晶態結構 部份結晶 非晶質 非晶質 由表一可知,採用本發明之間歇式濺鍍製程所製的透 明導電薄膜的片電阻明顯較習知連續式的製程低,而厚度 也較薄。另外,請參照圖2,其係分別依照本發明之較佳 實施例所製以及對照例所製的透明導電薄膜之XRD圖,其 中包含只有對壓克力基材作XRD及對習知(以「連續式」/表 示)與本發明(以「間歇式(1 )」與「間歇式(2 )」表示)所13259twf.ptd Page 15 200535261 V. Description of the invention (6) (Vacuum degree 5-7mtorr), the deposition of transparent conductive film is completed in one time. The intermittent sputtering process of the present invention is divided into (1) a sputtering time of 100 seconds (vacuum degree 5-7 mt 〇rr) 'resting adjustment time 0 seconds' cycle-by-cycle twice (that is, the total time of ore destruction 3 0 0 0 seconds, completed three times), and (2) sputtering time 1000 seconds (vacuity 5-7mtorr), rest time 1 hour (vacuity 5 X 10-3mtorr), three cycles (ie, sputtering The total time is 30000 seconds, and the rest adjustment time is 3 hours, which is completed three times) Two examples. Among them, the time of each interruption phase (see step 104 of Fig. 1) refers to the time of each "resting adjustment time". The results of the transparent conductive indium tin oxide thin film obtained by the above processes after measuring the film thickness, the sheet resistance, and the X-ray diffraction (X-r a y d i f f r a c t i ο η, X R D) are shown in Table 1 below. Table 1. Flail-type intermittent (1) · intermittent (2) sheet resistance (Ω / CD 74.4 + 9.6 44.3 ± 16.6 24_6 soil 1_1 film thickness (nm) 768 ± 13 770 + 19 7454: 15 crystalline structure partly crystallized As can be seen from Table 1, the sheet resistance of the transparent conductive film produced by the intermittent sputtering process of the present invention is significantly lower than the conventional continuous process, and the thickness is also thinner. In addition, please refer to the figure 2, which are XRD diagrams of transparent conductive films made according to the preferred embodiment of the present invention and the comparative example, respectively, which include only XRD for acrylic substrates and conventional ("continuous" / Expression) and the present invention (represented by "intermittent (1)" and "intermittent (2)")
13259twf.ptd 第 16 頁 200535261 五、發明說明(7) 製的透明導電薄膜作X R D。從圖2可知,本發明的方法所形 成的透明導電薄膜是非晶質的。而習知連續式濺鍍製程所 製的透明導電薄膜在XRD圖中有一個代表(440)的繞射峰 (diffraction peak),即表示其有結晶的情形。 此外,以「間歇式(1 )」與「間歇式(2 )」表示的透明 導電薄膜經測量後所得之透光率分別為8 7 . 0與8 5 . 9。因此 證實依照本發明之較佳實施例所製的透明導電薄膜亦可獲 得不錯的透光率。 綜上所述,本發明之特點在於: (1 ).本發明利用間歇式、低溫濺鍍製程,成功將I T0 薄膜沉積於不耐溫的基材上,以避免此種基材因高溫變形 與裂解。而所得的透明導電薄膜具良好光電特性,且不影 響基材性能。 (2 ).本發明所形成之高透光、低電阻透明導電薄膜屬 非晶質或具較低的結晶度的結構,與傳統高溫濺鍍製程所 得’南結晶性、南透光、低電阻I T 0薄膜’極為不同’因 而具易#刻特性。 (3 ).本發明不僅兼具有系統之氣氛配比較不受影響之 優點,且膜層堆疊可利用間歇時間來釋放轟擊應力,以提 供原子及空缺移動所需時間,而達到平衡狀態。 (4).本發明除對壓克力材料具獨特之功效外,對所有 需由高溫改採低溫條件之濺鍍製程及基材(耐溫玻璃及不 耐溫之塑膠類材料)皆有不同程度之良效。 (5 ).本發明之間歇式濺鍍製程,實際上可藉由旋轉或13259twf.ptd Page 16 200535261 V. Description of Invention (7) The transparent conductive film made by (7) is X R D. As can be seen from Fig. 2, the transparent conductive film formed by the method of the present invention is amorphous. The transparent conductive film produced by the conventional continuous sputtering process has a diffraction peak (440) in the XRD pattern, which indicates that it has crystals. In addition, the measured transmittances of the transparent conductive films represented by "intermittent (1)" and "intermittent (2)" were 87.0 and 85.9, respectively. Therefore, it was confirmed that the transparent conductive film prepared according to the preferred embodiment of the present invention can also obtain good light transmittance. In summary, the features of the present invention are: (1). The present invention successfully deposits the I T0 film on a substrate that is not resistant to temperature by using an intermittent, low-temperature sputtering process to avoid such substrates from being deformed by high temperatures. With cracking. The obtained transparent conductive film has good photoelectric properties and does not affect the performance of the substrate. (2). The high-transmittance, low-resistance transparent conductive film formed by the present invention is amorphous or has a low crystallinity structure, and the 'South crystallinity, South-transmittance, and low resistance obtained by the traditional high-temperature sputtering process IT 0 film is 'extremely different' and therefore has easy #etching characteristics. (3) The present invention not only has the advantage that the atmosphere distribution of the system is relatively unaffected, but also the film stack can use the intermittent time to release the bombardment stress to provide the time required for the movement of atoms and vacancies to reach an equilibrium state. (4). In addition to the unique effect on acrylic materials, the present invention is different for all sputtering processes and substrates (temperature-resistant glass and non-temperature-resistant plastic materials) that need to be changed from high temperature to low temperature conditions. The degree of effectiveness. (5). The intermittent sputtering process of the present invention can actually be performed by rotating or
13259twf.ptd 第17頁 200535261 五、發明說明(8) 往復方式,利用旋轉或往復速率控制亦或再輔以間歇之時 間調控來達成。 雖然本發明已以較佳實施例揭露如上,然其並非用以 限定本發明,任何熟習此技藝者,在不脫離本發明之精神 和範圍内,當可作些許之更動與潤飾,因此本發明之保護 範圍當視後附之申請專利範圍所界定者為準。13259twf.ptd Page 17 200535261 V. Description of the invention (8) The reciprocating method is achieved by using rotation or reciprocating rate control or supplemented by intermittent time control. Although the present invention has been disclosed in the preferred embodiment as above, it is not intended to limit the present invention. Any person skilled in the art can make some modifications and retouching without departing from the spirit and scope of the present invention. Therefore, the present invention The scope of protection shall be determined by the scope of the attached patent application.
13259twf.ptd 第18頁 200535261 圖式簡單說明 圖1是依照本發明一較佳實施例之透明導電薄膜的步 驟流程圖。 圖2是分別依照本發明之實施例所製的透明導電薄膜 以及對照例之透明導電薄膜的XRD圖。 【圖式標示說明】 100 、 102 、 104 :步驟 ill 13259twf.ptd 第19頁13259twf.ptd Page 18 200535261 Brief description of the drawings Figure 1 is a flowchart of the steps of a transparent conductive film according to a preferred embodiment of the present invention. Fig. 2 is an XRD pattern of a transparent conductive film prepared according to an embodiment of the present invention and a transparent conductive film of a comparative example, respectively. [Schematic description] 100, 102, 104: Step ill 13259twf.ptd Page 19
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW93111567A TWI297361B (en) | 2004-04-26 | 2004-04-26 | Transparent conductive thin film and method of manufacturing thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW93111567A TWI297361B (en) | 2004-04-26 | 2004-04-26 | Transparent conductive thin film and method of manufacturing thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| TW200535261A true TW200535261A (en) | 2005-11-01 |
| TWI297361B TWI297361B (en) | 2008-06-01 |
Family
ID=45069065
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW93111567A TWI297361B (en) | 2004-04-26 | 2004-04-26 | Transparent conductive thin film and method of manufacturing thereof |
Country Status (1)
| Country | Link |
|---|---|
| TW (1) | TWI297361B (en) |
-
2004
- 2004-04-26 TW TW93111567A patent/TWI297361B/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| TWI297361B (en) | 2008-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010241638A (en) | Thin film laminate with metal nanoparticle layer interposed | |
| JPS62154411A (en) | Transparent conductive film | |
| WO2004065656A1 (en) | Ito thin film, film-forming method of same, transparent conductive film and touch panel | |
| CN103928082B (en) | A kind of conducting film and preparation method thereof | |
| CN104109839A (en) | ITO film and preparation method thereof | |
| CN102945694B (en) | ITO (indium tin oxide) base plate and preparation method of ITO base plate | |
| JP4805648B2 (en) | Semiconductor thin film and manufacturing method thereof | |
| CN102651251A (en) | Low-temperature crystallization indium tin oxide (ITO) transparent conducting film and preparation method of low-temperature crystallization ITO transparent conducting film | |
| CN109811308A (en) | A kind of ITO process for making conducting membrane | |
| TW201018996A (en) | Method for manufacturing touch panel and apparatus for forming film | |
| TW200535261A (en) | Transparent conductive thin film and method of manufacturing thereof | |
| Cardoso et al. | Layer-by-layer fabrication of highly transparent polymer based piezoelectric transducers | |
| CN106893984B (en) | Enhance the preparation method of the tin-doped indium oxide based coextruded film of visible light wave range transmission | |
| CN205486019U (en) | Touch screen circuit board | |
| JP2017193755A (en) | Method of manufacturing transparent conductive film, and transparent conductive film | |
| Hao et al. | Magnetron sputtering electrode on the BaTiO3-based PTCR ceramics and the effect of heat treatment on their properties | |
| CN108285278B (en) | A kind of preparation method of high-resistance and high-transparency ITO glass substrate | |
| KR20010028341A (en) | Preperation method of transparent conductive thin films using powdery target at low temperature | |
| JP5298408B2 (en) | Method for forming crystalline ITO thin film, crystalline ITO thin film and film, and resistive touch panel | |
| CN102650044A (en) | Preparation method of (silicon gallium zinc oxide)-gold (Au)-SGZO transparent conductive film | |
| CN106282960B (en) | A kind of indium stannum alloy film of preferred orientation and preparation method thereof | |
| CN106373669A (en) | A preparation method of cellulose-based aluminum-doped zinc oxide transparent conductive material | |
| CN112941464B (en) | Multilayer transparent conductive film and preparation method and application thereof | |
| CN102453868A (en) | Coated part and preparation method thereof | |
| CN202878837U (en) | ITO (indium-tin oxide) substrate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MK4A | Expiration of patent term of an invention patent |