[go: up one dir, main page]

TW200511540A - Flip chip package and method for producing the same - Google Patents

Flip chip package and method for producing the same

Info

Publication number
TW200511540A
TW200511540A TW092124381A TW92124381A TW200511540A TW 200511540 A TW200511540 A TW 200511540A TW 092124381 A TW092124381 A TW 092124381A TW 92124381 A TW92124381 A TW 92124381A TW 200511540 A TW200511540 A TW 200511540A
Authority
TW
Taiwan
Prior art keywords
flip chip
chip package
producing
semiconductor chip
same
Prior art date
Application number
TW092124381A
Other languages
Chinese (zh)
Other versions
TWI220566B (en
Inventor
Chi-Ta Chuang
Chien Liu
Chi-Hao Chiu
Yu-Wen Chen
Original Assignee
Advanced Semiconductor Eng
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Eng filed Critical Advanced Semiconductor Eng
Priority to TW92124381A priority Critical patent/TWI220566B/en
Application granted granted Critical
Publication of TWI220566B publication Critical patent/TWI220566B/en
Publication of TW200511540A publication Critical patent/TW200511540A/en

Links

Landscapes

  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

A flip chip package includes a substrate, a semiconductor chip with a plurality of bumps formed thereon and electrically and mechanically connected to the substrate, and an underfill. The semiconductor chip has two opposing edges. The present invention is characterized by that the bumps are arranged in a trapezoid pattern. Specifically, the trapezoid pattern has one pair of parallel sides that are substantially parallel to the two opposing edges of the semiconductor chip. The bumps are arranged symmetrically with respect to a line through the middle points of the two opposing edges of the semiconductor chip. The present invention further provides a method for producing the flip chip package.
TW92124381A 2003-09-03 2003-09-03 Flip chip package and method for producing the same TWI220566B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
TW92124381A TWI220566B (en) 2003-09-03 2003-09-03 Flip chip package and method for producing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW92124381A TWI220566B (en) 2003-09-03 2003-09-03 Flip chip package and method for producing the same

Publications (2)

Publication Number Publication Date
TWI220566B TWI220566B (en) 2004-08-21
TW200511540A true TW200511540A (en) 2005-03-16

Family

ID=34076554

Family Applications (1)

Application Number Title Priority Date Filing Date
TW92124381A TWI220566B (en) 2003-09-03 2003-09-03 Flip chip package and method for producing the same

Country Status (1)

Country Link
TW (1) TWI220566B (en)

Also Published As

Publication number Publication date
TWI220566B (en) 2004-08-21

Similar Documents

Publication Publication Date Title
US8502377B2 (en) Package substrate for bump on trace interconnection
TW200625564A (en) Method for manufacturing wafer level chip scale package using redistribution substrate
MY151533A (en) Substrate and process for semiconductor flip chip package
TW200605242A (en) Wafer-level chip scale packaging method
TW200735300A (en) Interconnected IC packages with vertical SMT pads
SG152981A1 (en) Wafer level package integration and method
TW200611389A (en) Integrated circuit package device and method for manufacturing the same
TW200620607A (en) Flip chip and wire bond semiconductor package
TW200715437A (en) Semiconductor device and method of manufacturing the same
TW200715499A (en) Microelectronic devices having intermediate contacts for connection to interposer substrates, and associated methods of packaging microelectronic devices with intermediate contacts
TW200802767A (en) A flip-chip package structure with stiffener
GB2438788B (en) Structure and method for fabricating flip chip devices
TW200721336A (en) Method for fabricating low resistance, low inductance interconnections in high current semiconductor devices
TW200601577A (en) Structurally-enhanced integrated circuit package and method of manufacture
WO2007109486A3 (en) Carrierless chip package for integrated circuit devices, and methods of making same
TW200725859A (en) Structure and method for packaging a chip
SG166773A1 (en) Bump on via-packaging and methodologies
TW200511540A (en) Flip chip package and method for producing the same
TWI256708B (en) Flip-chip package, and flip-chip packaging method
TW200746378A (en) Mounting substrate and semiconductor device
TW200739836A (en) Process for producing flip-chip type semiconductor device and semiconductor device produced by the process
MY139562A (en) Method of manufacturing wafer level chip size package
TW200723423A (en) Semiconductor device and method for producing the same
TW200501350A (en) Flip-chip package substrate and filp-chip bonding process thereof
TWI268602B (en) Semiconductor device featured with using micro bumps to connect the first semiconductor chip and the second semiconductor chip when stacking the first semiconductor chip and the second semiconductor chip together

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent