[go: up one dir, main page]

SE401291B - Metod vid tillverkning av integrerade kretsar for avsettning pa ett delvis bearbetat kretssubstrat av en sammansatt ledande filmstruktur - Google Patents

Metod vid tillverkning av integrerade kretsar for avsettning pa ett delvis bearbetat kretssubstrat av en sammansatt ledande filmstruktur

Info

Publication number
SE401291B
SE401291B SE7412333A SE7412333A SE401291B SE 401291 B SE401291 B SE 401291B SE 7412333 A SE7412333 A SE 7412333A SE 7412333 A SE7412333 A SE 7412333A SE 401291 B SE401291 B SE 401291B
Authority
SE
Sweden
Prior art keywords
provision
integrated circuits
circuit substrate
film structure
manufacturing integrated
Prior art date
Application number
SE7412333A
Other languages
English (en)
Swedish (sv)
Other versions
SE7412333L (xx
Inventor
H C Cook
P A Farrar
R L Hallen
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of SE7412333L publication Critical patent/SE7412333L/xx
Publication of SE401291B publication Critical patent/SE401291B/xx

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/24Reinforcing the conductive pattern
    • H05K3/244Finish plating of conductors, especially of copper conductors, e.g. for pads or lands
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01BCABLES; CONDUCTORS; INSULATORS; SELECTION OF MATERIALS FOR THEIR CONDUCTIVE, INSULATING OR DIELECTRIC PROPERTIES
    • H01B1/00Conductors or conductive bodies characterised by the conductive materials; Selection of materials as conductors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/388Improvement of the adhesion between the insulating substrate and the metal by the use of a metallic or inorganic thin film adhesion layer
    • H10P95/00
    • H10W20/425
    • H10W20/4432
    • H10W72/012
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1105Heating or thermal processing not related to soldering, firing, curing or laminating, e.g. for shaping the substrate or during finish plating
    • H10W72/251
    • H10W72/923
    • H10W72/952

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Physical Vapour Deposition (AREA)
  • Laminated Bodies (AREA)
SE7412333A 1973-10-12 1974-10-01 Metod vid tillverkning av integrerade kretsar for avsettning pa ett delvis bearbetat kretssubstrat av en sammansatt ledande filmstruktur SE401291B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US406125A US3881884A (en) 1973-10-12 1973-10-12 Method for the formation of corrosion resistant electronic interconnections

Publications (2)

Publication Number Publication Date
SE7412333L SE7412333L (xx) 1975-04-14
SE401291B true SE401291B (sv) 1978-04-24

Family

ID=23606638

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7412333A SE401291B (sv) 1973-10-12 1974-10-01 Metod vid tillverkning av integrerade kretsar for avsettning pa ett delvis bearbetat kretssubstrat av en sammansatt ledande filmstruktur

Country Status (11)

Country Link
US (1) US3881884A (xx)
JP (1) JPS5310430B2 (xx)
BR (1) BR7408490D0 (xx)
CA (1) CA1023876A (xx)
CH (1) CH569363A5 (xx)
DE (1) DE2440481C3 (xx)
FR (1) FR2247820B1 (xx)
GB (1) GB1448034A (xx)
IT (1) IT1020141B (xx)
NL (1) NL7413310A (xx)
SE (1) SE401291B (xx)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS556833A (en) * 1978-06-29 1980-01-18 Nippon Mektron Kk Cirucit board and method of manufacturing same
DE2834221C3 (de) * 1978-08-04 1981-04-30 Preh Elektrofeinmechanische Werke Jakob Preh Nachf. GmbH & Co, 8740 Bad Neustadt Verfahren zur Herstellung von Dünnschichtleiterbahnen
JPS5534414A (en) * 1978-09-01 1980-03-11 Sumitomo Bakelite Co Method of manufacturing printed circuit board
US4267012A (en) * 1979-04-30 1981-05-12 Fairchild Camera & Instrument Corp. Process for patterning metal connections on a semiconductor structure by using a tungsten-titanium etch resistant layer
US4290079A (en) * 1979-06-29 1981-09-15 International Business Machines Corporation Improved solder interconnection between a semiconductor device and a supporting substrate
US4360142A (en) * 1979-06-29 1982-11-23 International Business Machines Corporation Method of forming a solder interconnection capable of sustained high power levels between a semiconductor device and a supporting substrate
US4319264A (en) * 1979-12-17 1982-03-09 International Business Machines Corporation Nickel-gold-nickel conductors for solid state devices
US4335506A (en) * 1980-08-04 1982-06-22 International Business Machines Corporation Method of forming aluminum/copper alloy conductors
JPS57141942A (en) * 1981-02-27 1982-09-02 Fuji Electric Corp Res & Dev Ltd Formation of bump electrode
DE3107857C2 (de) * 1981-03-02 1984-08-23 Siemens AG, 1000 Berlin und 8000 München Verfahren zur Herstellung von Dünnfilmschaltungen mit sehr gut lötbaren Leiterbahnschichtsystemen
DE3107943A1 (de) * 1981-03-02 1982-09-16 Siemens AG, 1000 Berlin und 8000 München Verfahren zur herstellung von loetbaren und temperfaehigen edelmetallfreien duennschichtleiterbahnen
US4505029A (en) * 1981-03-23 1985-03-19 General Electric Company Semiconductor device with built-up low resistance contact
US4386116A (en) * 1981-12-24 1983-05-31 International Business Machines Corporation Process for making multilayer integrated circuit substrate
US4396900A (en) * 1982-03-08 1983-08-02 The United States Of America As Represented By The Secretary Of The Navy Thin film microstrip circuits
DE3343362A1 (de) * 1983-11-30 1985-06-05 Siemens AG, 1000 Berlin und 8000 München Verfahren zur galvanischen herstellung metallischer, hoeckerartiger anschlusskontakte
US4606788A (en) * 1984-04-12 1986-08-19 Moran Peter L Methods of and apparatus for forming conductive patterns on a substrate
US4851895A (en) * 1985-05-06 1989-07-25 American Telephone And Telegraph Company, At&T Bell Laboratories Metallization for integrated devices
US4725877A (en) * 1986-04-11 1988-02-16 American Telephone And Telegraph Company, At&T Bell Laboratories Metallized semiconductor device including an interface layer
US4711791A (en) * 1986-08-04 1987-12-08 The Boc Group, Inc. Method of making a flexible microcircuit
JP2500523B2 (ja) * 1990-12-28 1996-05-29 日本電装株式会社 基板および基板の製造方法
GB2255672B (en) * 1991-05-10 1994-11-30 Northern Telecom Ltd Opto-electronic components
US5288541A (en) * 1991-10-17 1994-02-22 International Business Machines Corporation Method for metallizing through holes in thin film substrates, and resulting devices
US6498074B2 (en) 1996-10-29 2002-12-24 Tru-Si Technologies, Inc. Thinning and dicing of semiconductor wafers using dry etch, and obtaining semiconductor chips with rounded bottom edges and corners
US6882030B2 (en) * 1996-10-29 2005-04-19 Tru-Si Technologies, Inc. Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate
JP3537447B2 (ja) 1996-10-29 2004-06-14 トル‐シ・テクノロジーズ・インコーポレイテッド 集積回路及びその製造方法
US6322903B1 (en) 1999-12-06 2001-11-27 Tru-Si Technologies, Inc. Package of integrated circuits and vertical integration
US6717254B2 (en) 2001-02-22 2004-04-06 Tru-Si Technologies, Inc. Devices having substrates with opening passing through the substrates and conductors in the openings, and methods of manufacture
JP2003023239A (ja) * 2001-07-05 2003-01-24 Sumitomo Electric Ind Ltd 回路基板とその製造方法及び高出力モジュール
US6787916B2 (en) 2001-09-13 2004-09-07 Tru-Si Technologies, Inc. Structures having a substrate with a cavity and having an integrated circuit bonded to a contact pad located in the cavity
KR100396787B1 (ko) * 2001-11-13 2003-09-02 엘지전자 주식회사 반도체 패키지용 인쇄회로기판의 와이어 본딩패드 형성방법
US6908845B2 (en) * 2002-03-28 2005-06-21 Intel Corporation Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US6848177B2 (en) 2002-03-28 2005-02-01 Intel Corporation Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
US20030183943A1 (en) * 2002-03-28 2003-10-02 Swan Johanna M. Integrated circuit die and an electronic assembly having a three-dimensional interconnection scheme
JP3962039B2 (ja) * 2004-06-17 2007-08-22 日東電工株式会社 配線回路形成用基板、配線回路基板および金属薄層の形成方法
US7339267B2 (en) * 2005-05-26 2008-03-04 Freescale Semiconductor, Inc. Semiconductor package and method for forming the same
US10373930B2 (en) * 2012-08-10 2019-08-06 Cyntec Co., Ltd Package structure and the method to fabricate thereof
JP6563366B2 (ja) * 2016-06-13 2019-08-21 新光電気工業株式会社 配線基板及びその製造方法
CN113133217A (zh) * 2020-01-15 2021-07-16 鹏鼎控股(深圳)股份有限公司 线路板的制备方法
CN116602059A (zh) * 2020-11-27 2023-08-15 京瓷株式会社 布线基板

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2724663A (en) * 1952-10-23 1955-11-22 Bell Telephone Labor Inc Plural metal vapor coating
US3458925A (en) * 1966-01-20 1969-08-05 Ibm Method of forming solder mounds on substrates
US3677843A (en) * 1970-02-02 1972-07-18 Sylvania Electric Prod Method for fabricating multilayer magnetic devices

Also Published As

Publication number Publication date
IT1020141B (it) 1977-12-20
DE2440481B2 (de) 1977-12-01
JPS5310430B2 (xx) 1978-04-13
CA1023876A (en) 1978-01-03
NL7413310A (nl) 1975-04-15
DE2440481A1 (de) 1975-04-24
FR2247820B1 (xx) 1976-10-22
GB1448034A (en) 1976-09-02
BR7408490D0 (pt) 1975-07-29
SE7412333L (xx) 1975-04-14
FR2247820A1 (xx) 1975-05-09
JPS5068082A (xx) 1975-06-07
CH569363A5 (xx) 1975-11-14
US3881884A (en) 1975-05-06
DE2440481C3 (de) 1978-08-03

Similar Documents

Publication Publication Date Title
SE401291B (sv) Metod vid tillverkning av integrerade kretsar for avsettning pa ett delvis bearbetat kretssubstrat av en sammansatt ledande filmstruktur
SE388073B (sv) Metod for framstellning av integrerade kretsar
SE397436B (sv) Triskt isolerad integrerad halvledarkrets metod for framstellning och fotoresistmaskering av en diele
FR2285049A1 (fr) Procede de fabrication d'une plaque a circuits imprimes multicouche
FR2296988A1 (fr) Perfectionnement aux procedes de fabrication d'un module de circuits multicouches en ceramique
SE391837B (sv) Sett att framstella ett aggregat av elektroniska komponenter
IT1015840B (it) Metodo di produzione di circuiti stampati flessibili mediante com posizione adesiva
SE411814B (sv) Metod for tillverkning av integrerade kretsar med dielektriskt isolerade omraden utformade i ett kiselsubstrat
SE403687B (sv) Forfarande for framstellning av ett kort med ojemn yta for uppberande av tryckta kretsar
SE7702787L (sv) Vidheftningsskikt pa ett basmaterial for tryckta kretsar
SE390085B (sv) Sett att tillverka integrerade kretsar med minst en felteffekttransistor och med minst ett motstand pa ett gemensamt substrat
SE402378B (sv) Bipoler transistor i ett halvledarskikt som er epitaktiskt anordnat pa ett isolerande substrat och forfarande for dess framstellning
SE412662B (sv) Forfarande for tillverkning av en tunnskiktskondensator
CH479229A (de) Verfahren zur Herstellung einer integrierten Dünnfilmschaltung
SE416030B (sv) Laminat for tryckta kretsar
IT1115527B (it) Processo per la fabbricazione di un sistema di interconnessione multistrato per circuiti lsi
CH506890A (de) Verfahren zur Herstellung integrierter Schaltungen
SE435106B (sv) Stralningskensligt element, innefattande ett underlag med ett skikt av fotopolymeriserbar, flamretarderande komposition
SE7610532L (sv) Sett att hefta ett polypropenskikt vid en lackerad yta
JPS52149990A (en) Production of multilayer wirings
IT954427B (it) Metodo per produrre circuiti a pellicola sottile su substrati di allumina ad elevata purezza
SE405183B (sv) Sett att tillverka ett halvledardon i form av ett inkapslat halvledarelement
SE385078B (sv) Forfarande for att pa ett isolerande substrat utforma ett monster av tunnfilmskretsar
SE397902B (sv) Forfarande for att astadkomma ett skyddsskikt pa ytan pa halvledarkomponenter
SE404035B (sv) Sett att forbettra ytegenskaperna hos ett plastsubstrat for forbindning av en permanent ytfilm pa substratet