[go: up one dir, main page]

JPH07211951A - Formation of thin film - Google Patents

Formation of thin film

Info

Publication number
JPH07211951A
JPH07211951A JP6004928A JP492894A JPH07211951A JP H07211951 A JPH07211951 A JP H07211951A JP 6004928 A JP6004928 A JP 6004928A JP 492894 A JP492894 A JP 492894A JP H07211951 A JPH07211951 A JP H07211951A
Authority
JP
Japan
Prior art keywords
thin film
crystal
substrate
film
seed layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6004928A
Other languages
Japanese (ja)
Inventor
Isao Yoshida
功 吉田
Iwao Tako
巌 多湖
Masao Nakao
昌夫 中尾
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP6004928A priority Critical patent/JPH07211951A/en
Publication of JPH07211951A publication Critical patent/JPH07211951A/en
Pending legal-status Critical Current

Links

Landscapes

  • Inorganic Compounds Of Heavy Metals (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Superconductor Devices And Manufacturing Methods Thereof (AREA)

Abstract

PURPOSE:To reduce the breakdown of one crystalline film when the other crystalline film is formed and, at the same time, to reduce the number of thin film forming processes of a thin film forming technique for forming a plurality of crystalline films having different physical properties. CONSTITUTION:A thin film forming method includes a process in which a seed layer 2 which becomes a core for growing a crystal having different physical properties than a crystal grown by using a substrate 1 as a core on the partial surface of the substrate l which becomes the growing core of the crystal and another process in which the layer 2 is divided into a plurality of phases and a first crystalline film 3 grown from a crystal using the substrate 1 as a core is formed on the surface of the substrate 1 by depositing such a substance that its crystals are segregated on the surface of the substrate 1 or seed layer 2 and the substance follows the stoichiometry on the surface of the substrate 1 over the entire area, and then, second crystalline films 4 grown from crystals using the seed layer 2 as cores are formed on the layer 2.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は薄膜形成技術に関する。
特に本発明は基体表面上に相互に異なる物性を有する薄
膜を形成する薄膜形成技術に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a thin film forming technique.
In particular, the present invention relates to a thin film forming technique for forming thin films having different physical properties on the surface of a substrate.

【0002】[0002]

【従来の技術】超高速素子としてジョセフソン効果素子
の開発が注目されている。このジョセフソン効果素子に
おいては、基板上に超電導薄膜、絶縁薄膜、超電導薄膜
を順次積層し形成されるジョセフソン接合(SISジョ
セフソン接合)を有する構造が基本的構造とされる。酸
化物高温超電導体に代表される超電導体においてはコヒ
ーレンス長が非常に短いので、接合界面近傍での相互拡
散が確実に抑制された急峻な接合界面、高品質な極薄膜
の形成が要求される。
2. Description of the Related Art The development of Josephson effect devices has attracted attention as an ultra-high speed device. In this Josephson effect element, a structure having a Josephson junction (SIS Josephson junction) formed by sequentially stacking a superconducting thin film, an insulating thin film, and a superconducting thin film on a substrate is a basic structure. In superconductors such as high-temperature oxide superconductors, the coherence length is extremely short, so it is necessary to form a high-quality ultra-thin film with a steep junction interface that reliably suppresses mutual diffusion near the junction interface. .

【0003】このような接合構造の構成要素となる超電
導薄膜及び絶縁薄膜の形成には半導体製造技術で代表さ
れる結晶成長技術が使用される。結晶成長には一般的に
700℃近傍又はそれ以上の高温度が必要とされ、さら
に結晶成長温度、結晶成長圧力等、各々独立のプロセス
条件において超電導薄膜及び絶縁薄膜が形成される。
A crystal growth technique typified by a semiconductor manufacturing technique is used for forming a superconducting thin film and an insulating thin film which are components of such a junction structure. Crystal growth generally requires a high temperature of about 700 ° C. or higher, and a superconducting thin film and an insulating thin film are formed under independent process conditions such as crystal growth temperature and crystal growth pressure.

【0004】なお、現在の結晶成長技術においては接合
界面近傍での相互拡散の確実な抑制が困難で急峻な接合
界面が形成できず、また高品質な極薄膜が形成できな
い。このため、良好なジョセフソン接合が得られず、結
果的にジョセフソン効果素子の実現がなされていない。
In the current crystal growth technology, it is difficult to surely suppress mutual diffusion in the vicinity of the bonded interface, a steep bonded interface cannot be formed, and a high quality ultrathin film cannot be formed. Therefore, a good Josephson junction cannot be obtained, and as a result, the Josephson effect element has not been realized.

【0005】[0005]

【発明が解決しようとする課題】前述の薄膜形成技術に
おいては以下の点の配慮がなされていない。
The following points have not been taken into consideration in the above-mentioned thin film forming technique.

【0006】(1)前記ジョセフソン効果素子を形成す
る場合、超電導薄膜、絶縁薄膜は各々別の工程でしかも
相互に異なるプロセス条件において形成される。例えば
2 BaCuO系絶縁薄膜を形成した後、この絶縁薄
膜上にはプロセス条件を変えて結晶成長がなされたY1
Ba2 Cu3 系超電導薄膜が形成される。このた
め、超電導薄膜のプロセス条件に起因する損傷が下層の
絶縁薄膜に発生する。具体的には絶縁薄膜の表面にY1
Ba2 Cu3 系非晶質粒子や多結晶粒子が点在し発
生する。従って、良質な絶縁薄膜の結晶性、良好な絶縁
薄膜と超電導薄膜との間の結晶界面が得られないので、
ジョセフソン効果素子の特性が劣化する。
(1) When forming the Josephson effect element, the superconducting thin film and the insulating thin film are formed in different steps and under mutually different process conditions. For example Y 2 after the formation of the BaCuO x based insulating film, Y 1 This crystal growth by changing the process conditions on the insulating thin film is made
A Ba 2 Cu 3 O y based superconducting thin film is formed. Therefore, damage due to the process conditions of the superconducting thin film occurs in the lower insulating thin film. Specifically, Y 1 on the surface of the insulating thin film
Ba 2 Cu 3 O y based amorphous particles and polycrystalline particles are scattered and generated. Therefore, the crystallinity of a good insulating thin film, a good crystal interface between the insulating thin film and the superconducting thin film cannot be obtained,
The characteristics of the Josephson effect element deteriorate.

【0007】(2)前記絶縁薄膜の損傷の防止には超電
導薄膜の形成前に絶縁薄膜の表面上に損傷防止を目的と
したバッファ層を形成することが有効である。しかしな
がら、このバッファ層の形成は薄膜形成プロセスの工程
数を増大する。
(2) To prevent damage to the insulating thin film, it is effective to form a buffer layer for preventing damage on the surface of the insulating thin film before forming the superconducting thin film. However, the formation of this buffer layer increases the number of steps in the thin film forming process.

【0008】(3)一般的なジョセフソン効果素子にお
いては薄膜の堆積工程とこの堆積された薄膜のパターン
ニング工程とが交互に繰り返し行われる。つまり、超電
導薄膜が堆積されかつパターンニングされた後、絶縁薄
膜が堆積されかつパターンニングされ、さらに超電導薄
膜が堆積されかつパターンニングされる。このため、上
層の薄膜のパターンニングの際に下層の薄膜との間のマ
スク合わせが必要とされ、マスク合わせ余裕が確保され
るので、微細加工が実現できない。
(3) In a general Josephson effect element, a thin film deposition process and this deposited thin film patterning process are alternately repeated. That is, after the superconducting thin film is deposited and patterned, the insulating thin film is deposited and patterned, and further the superconducting thin film is deposited and patterned. Therefore, when patterning the upper layer thin film, mask alignment with the lower layer thin film is required, and a mask alignment margin is secured, so that fine processing cannot be realized.

【0009】本発明はこのような問題点を解決すること
を課題としてなされたものであり、本発明の目的は以下
の通りである。
The present invention has been made to solve the above problems, and the objects of the present invention are as follows.

【0010】(1)相互に物性が異なる複数の結晶膜を
形成する薄膜形成技術において、一方の結晶膜を形成す
る際に他方の結晶膜に与える損傷を減少する。
(1) In a thin film forming technique for forming a plurality of crystal films having different physical properties, damage to the other crystal film when forming one crystal film is reduced.

【0011】(2)前記薄膜形成技術において、バッフ
ァ層の形成工程を廃止し、薄膜形成プロセスの工程数を
減少する。
(2) In the thin film forming technique, the step of forming the buffer layer is eliminated and the number of steps of the thin film forming process is reduced.

【0012】(3)前記薄膜形成技術において、マスク
合わせ余裕を廃止し、微細加工を図る。
(3) In the thin film forming technique, the mask alignment margin is eliminated and fine processing is performed.

【0013】(4)前記薄膜形成技術において、前記目
的(1)乃至目的(3)を達成し、薄膜形成プロセス上
の歩留りを向上する。
(4) In the thin film forming technique, the above objects (1) to (3) are achieved and the yield in the thin film forming process is improved.

【0014】(5)前記薄膜形成技術で形成されるデバ
イスにおいて、前記目的(1)乃至目的(3)を達成
し、特性を向上する。
(5) In the device formed by the thin film forming technique, the above objects (1) to (3) are achieved and the characteristics are improved.

【0015】[0015]

【課題を解決するための手段】請求項1に記載される発
明は、結晶成長の核となる基体表面上の一部の領域に、
前記基体を核として成長する結晶に対して異なる物性の
結晶を成長させる核となる種層を形成する工程と、複数
に相分離し、かつ前記基体表面上、前記種層上のいずれ
かで結晶が偏析する化学量論に従った物質を前記基体表
面上の全領域に堆積し、前記基体表面上にこの基体を核
とする結晶を成長させた第1結晶膜を形成し、かつ前記
種層上にこの種層を核とする結晶を成長させた第2結晶
膜を形成する工程と、を備えたことを特徴とする。
According to the invention described in claim 1, in a partial region on the surface of a substrate which becomes a nucleus of crystal growth,
Forming a seed layer that serves as a nucleus for growing a crystal having different physical properties with respect to a crystal that grows with the substrate as a nucleus; and performing phase separation into a plurality of crystals, and crystallizing either on the substrate surface or on the seed layer. Is deposited on the entire surface of the substrate to form a first crystal film on which crystals having the substrate as a nucleus are grown, and the seed layer is formed. And a step of forming a second crystal film on which crystals having the seed layer as a nucleus are grown.

【0016】請求項2に記載される発明は、前記請求項
1に記載される薄膜形成方法において、前記基体にGa
As等の化合物半導体基板又は化合物半導体膜が使用さ
れ、前記種層にSb等の半金属薄膜が使用され、前記第
1結晶膜としてInSb等の半導体薄膜が形成されると
ともに、前記第2結晶膜としてSb等の半金属薄膜が形
成されることを特徴とする。
According to a second aspect of the present invention, in the thin film forming method according to the first aspect, the substrate is Ga.
A compound semiconductor substrate or compound semiconductor film such as As is used, a semi-metal thin film such as Sb is used for the seed layer, a semiconductor thin film such as InSb is formed as the first crystal film, and the second crystal film is used. Is characterized in that a semimetal thin film such as Sb is formed.

【0017】請求項3に記載される発明は、前記請求項
1に記載される薄膜形成方法において、前記基体にMg
O、SrTiO3 、NdGaO3 等の化合物基板又は化
合物膜が使用され、前記種層にY2 BaCuO等の絶
縁体が使用され、前記第1結晶膜としてY1 Ba2 Cu
3 系超電導薄膜が形成されるとともに、前記第2結
晶膜としてY2 BaCuO系絶縁薄膜が形成されるこ
とを特徴とする。
According to a third aspect of the present invention, there is provided the thin film forming method according to the first aspect, wherein the substrate is made of Mg.
A compound substrate or compound film of O, SrTiO 3 , NdGaO 3 or the like is used, an insulator such as Y 2 BaCuO x is used for the seed layer, and Y 1 Ba 2 Cu is used for the first crystal film.
A 3 O y based superconducting thin film is formed, and a Y 2 BaCuO x based insulating thin film is formed as the second crystal film.

【0018】[0018]

【作用】請求項1に記載される発明によれば、薄膜形成
方法において以下の作用効果が得られる。
According to the invention described in claim 1, the following effects can be obtained in the thin film forming method.

【0019】(1)前記基体表面上の一部の領域に予め
種層を形成したので、この種層の形成後に一度の薄膜形
成工程で物性が異なる複数種類の第1結晶膜及び第2結
晶膜が形成できる。従って、第1結晶膜及び第2結晶膜
の成長温度、成長圧力等、双方の結晶膜においてプロセ
ス条件を一致できるので、一方の結晶膜を形成する際に
他方の結晶膜に損傷を与えることがなくなる。
(1) Since the seed layer is formed in advance in a partial area on the surface of the substrate, a plurality of types of first crystal film and second crystal having different physical properties are formed in one thin film forming step after the seed layer is formed. A film can be formed. Therefore, since the process conditions such as the growth temperature and the growth pressure of the first crystal film and the second crystal film can be the same in both crystal films, it is possible to damage the other crystal film when forming one crystal film. Disappear.

【0020】(2)前記作用効果(1)で一方の結晶膜
を形成する際に他方の結晶膜に損傷を与えることがなく
なるので、双方の結晶膜の間に形成される損傷防止を目
的としたバッファ層が廃止できる。従って、前記バッフ
ァ層の形成工程に相当する分、薄膜形成プロセスの工程
数が削減できる。
(2) With the above action and effect (1), when one crystal film is formed, the other crystal film is not damaged. Therefore, the purpose is to prevent damage formed between both crystal films. The buffer layer used can be abolished. Therefore, the number of steps of the thin film forming process can be reduced by an amount corresponding to the step of forming the buffer layer.

【0021】(3)前記第1結晶膜及び第2結晶膜に相
分離し、かつ結晶が偏析する化学量論に従った1層の物
質層で薄膜が形成されるので、双方の結晶膜において薄
膜形成プロセス上のマスク合わせ余裕が廃止できる。従
って、このマスク合わせ余裕が廃止できるので、微細な
平面形状において第1結晶膜及び第2結晶膜が形成でき
る。
(3) Since the thin film is formed of one material layer according to the stoichiometry in which the first crystal film and the second crystal film are phase-separated and the crystals are segregated, both crystal films are formed. The mask alignment margin in the thin film formation process can be eliminated. Therefore, since this mask alignment margin can be eliminated, the first crystal film and the second crystal film can be formed in a fine planar shape.

【0022】(4)前記作用効果(2)で薄膜形成プロ
セスの工程数が削減され、かつ前記作用効果(3)で薄
膜形成プロセス上のマスク合わせ余裕が廃止されるの
で、薄膜形成プロセス上の歩留りが向上できる。
(4) The function and effect (2) reduces the number of steps in the thin film forming process, and the function and effect (3) eliminates the mask alignment margin in the thin film forming process. The yield can be improved.

【0023】(5)前記第1結晶膜及び第2結晶膜が相
分離によって形成されるので、第1結晶膜と第2結晶膜
との間が双方の結晶膜の結晶が相互に混在しない急峻な
結晶界面(クリアな結晶界面)に形成できる。従って、
双方の結晶膜の結晶界面での物理的特性が向上できるの
で、前記結晶界面を利用するデバイスの特性が向上でき
る。
(5) Since the first crystal film and the second crystal film are formed by phase separation, there is a steep gap between the first crystal film and the second crystal film so that the crystals of both crystal films do not coexist with each other. It can be formed at a different crystal interface (clear crystal interface). Therefore,
Since the physical characteristics at the crystal interface of both crystal films can be improved, the characteristics of the device utilizing the crystal interface can be improved.

【0024】請求項2に記載される発明によれば、前記
請求項1に記載される発明の作用効果の他に、相互に物
性が異なるInSb等の半導体薄膜及びSb等の半金属
薄膜が同一層の薄膜として同一工程で同時に形成でき
る。
According to the invention described in claim 2, in addition to the effect of the invention described in claim 1, a semiconductor thin film such as InSb and a semi-metal thin film such as Sb having mutually different physical properties are the same. A single thin film can be formed simultaneously in the same process.

【0025】請求項3に記載される発明によれば、前記
請求項1に記載される発明の作用効果の他に、相互に物
性が異なるY1 Ba2 Cu3 系超電導薄膜及びY2
BaCuO系絶縁薄膜が同一層の薄膜として同一工程
で同時に形成できる。
According to the invention described in claim 3, in addition to the action and effect of the invention described in claim 1, Y 1 Ba 2 Cu 3 O y based superconducting thin film and Y 2 which have mutually different physical properties.
The BaCuO x based insulating thin film can be simultaneously formed as a thin film of the same layer in the same process.

【0026】[0026]

【実施例】以下、本発明の好適な実施例について、図面
を用いて説明する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Preferred embodiments of the present invention will be described below with reference to the drawings.

【0027】実施例1 本実施例1は、相互に物性が異なる化合物半導体薄膜及
び半金属薄膜を同一工程で形成する、本発明の第1実施
例である。
Example 1 Example 1 is a first example of the present invention in which a compound semiconductor thin film and a metalloid thin film having different physical properties are formed in the same step.

【0028】図1及び図2に本発明の実施例1である薄
膜形成方法を説明する各工程毎のデバイス断面を示す。
FIG. 1 and FIG. 2 show device cross sections for each step for explaining a thin film forming method which is Embodiment 1 of the present invention.

【0029】まず、化合物半導体薄膜の結晶成長の核と
なる基板1を準備する。本実施例において化合物半導体
薄膜としてはInSb薄膜を形成するので、基板1には
GaAs基板が使用される。InSb薄膜はGaAs基
板の(100)結晶面上に成長させる。
First, the substrate 1 serving as a nucleus for crystal growth of the compound semiconductor thin film is prepared. Since an InSb thin film is formed as the compound semiconductor thin film in this embodiment, a GaAs substrate is used as the substrate 1. The InSb thin film is grown on the (100) crystal plane of the GaAs substrate.

【0030】次に、図1に示すように、前記基板1の表
面上の一部の領域に種層(シード層)2を形成する。種
層2は結晶成長の核となる結晶体で、この種層2は前記
基板1を核として成長する結晶に対して異なる物性の結
晶を成長させる核として形成される。本実施例において
半金属薄膜としてSb薄膜を形成するので、種層2には
Sb薄膜が使用される。この種層2としてのSb薄膜
は、メタルマスクを使用し、蒸着法により形成する。蒸
着速度は例えば5nm/minに設定され、この時の基
板1の温度は常温に設定される。種層2は例えば50n
mの膜厚において形成される。また、Sb薄膜は、メタ
ルマスクに代えて、フォトリソグラフィ技術でパターン
ニングしてもよい。
Next, as shown in FIG. 1, a seed layer 2 is formed on a part of the surface of the substrate 1. The seed layer 2 is a crystal that serves as a nucleus for crystal growth, and the seed layer 2 is formed as a nucleus for growing a crystal having different physical properties from the crystal grown with the substrate 1 as a nucleus. Since the Sb thin film is formed as the semi-metal thin film in this embodiment, the Sb thin film is used for the seed layer 2. The Sb thin film as the seed layer 2 is formed by a vapor deposition method using a metal mask. The vapor deposition rate is set to, for example, 5 nm / min, and the temperature of the substrate 1 at this time is set to room temperature. Seed layer 2 is, for example, 50n
It is formed in a film thickness of m. Further, the Sb thin film may be patterned by a photolithography technique instead of the metal mask.

【0031】次に、複数に相分離し、かつ前記種層2上
で結晶(Sb)が偏析する化学量論に従った物質を前記
基板1表面上の全領域に堆積する。前記化学量論に従っ
た物質としては例えばInの約1.2倍のSbを有する
Sbリッチの条件に設定されたInSbが使用される。
このInSbは分子線エピタキシャル(MBE)法で堆
積され、堆積速度が例えば12nm/minに設定され
る。前記InSbは例えば700〜750nmの膜厚で
形成される。前記InSbの堆積においては基板1の温
度が約240℃に設定される。
Next, a substance according to the stoichiometry in which a plurality of phases are separated and crystals (Sb) are segregated on the seed layer 2 is deposited on the entire surface of the substrate 1. As the substance according to the stoichiometry, for example, InSb which is set to Sb-rich condition having Sb about 1.2 times that of In is used.
This InSb is deposited by the molecular beam epitaxial (MBE) method, and the deposition rate is set to 12 nm / min, for example. The InSb is formed to have a film thickness of 700 to 750 nm, for example. In the deposition of InSb, the temperature of the substrate 1 is set to about 240 ° C.

【0032】このような条件下においては、図2に示す
ように、相互に物性が異なる2種類の結晶膜が形成され
る。すなわち、基板1の表面上にはこの基板1つまりG
aAs基板の(100)結晶面に応じて結晶成長したI
nSbからなる化合物半導体薄膜3が形成される。ま
た、種層2の表面上にはこの種層2つまりSbの結晶に
応じて結晶成長したSbからなる半金属薄膜4が形成さ
れる。従って、化合物半導体薄膜3及び半金属薄膜4は
一度の薄膜形成工程において同一層の薄膜として同時に
形成され、しかも双方の薄膜の形成においてはプロセス
条件が一致できる。また、InSbは包晶系に代表され
る相分離をなしかつ結晶が偏析する性質を備えるので、
化合物半導体薄膜3と半金属薄膜4との間の結晶界面は
双方の結晶膜の結晶が相互に混在しない急峻な結晶界面
(クリアな結晶界面)に形成される。
Under these conditions, as shown in FIG. 2, two types of crystal films having different physical properties are formed. That is, on the surface of the substrate 1, this substrate 1, that is, G
I grown according to the (100) crystal plane of the aAs substrate I
A compound semiconductor thin film 3 made of nSb is formed. Further, on the surface of the seed layer 2, a semi-metal thin film 4 made of Sb crystal-grown in accordance with the seed layer 2, that is, the crystal of Sb is formed. Therefore, the compound semiconductor thin film 3 and the semi-metal thin film 4 are simultaneously formed as thin films of the same layer in one thin film forming step, and the process conditions can be the same in forming both thin films. Further, InSb has the property of causing phase separation represented by a peritectic system and segregation of crystals,
The crystal interface between the compound semiconductor thin film 3 and the semi-metal thin film 4 is formed as a sharp crystal interface (clear crystal interface) in which crystals of both crystal films do not coexist.

【0033】本発明者が行った実験結果について説明す
る。図3乃至図5にはX線回折を行った試料の断面構造
を示す。図3に示す試料はGaAs基板(基板1)に直
接InSb薄膜(化合物半導体薄膜3)を成長したもの
で、符号F6で指し示す領域でのX線回折結果を図6に
示す。図4に示す試料はGaAs基板(基板1)に非晶
質Sb薄膜(種層2)を全面に介在してInSb薄膜
(化合物半導体薄膜3)を成長したもので、符号F7で
示す領域でのX線回折結果を図7に示す。図5に示す試
料は前述の薄膜形成方法で説明した構造と同一でGaA
s基板(基板1)に種層2としてのSb薄膜を介在して
InSb薄膜(化合物半導体薄膜3)を成長したもので
ある。図5の符号F8で示す領域(基板1表面上)での
X線回折結果を図8に示し、符号F9で示す領域(種層
2上)でのX線回折結果を図9に示す。
The results of experiments conducted by the present inventor will be described. 3 to 5 show cross-sectional structures of samples that have been subjected to X-ray diffraction. The sample shown in FIG. 3 is obtained by directly growing an InSb thin film (compound semiconductor thin film 3) on a GaAs substrate (substrate 1), and FIG. 6 shows the X-ray diffraction result in the region indicated by reference numeral F6. The sample shown in FIG. 4 is an InSb thin film (compound semiconductor thin film 3) grown on a GaAs substrate (substrate 1) with an amorphous Sb thin film (seed layer 2) intervening over the entire surface. The X-ray diffraction result is shown in FIG. The sample shown in FIG. 5 has the same structure as that described in the above-described thin film forming method and has the same GaA
The InSb thin film (compound semiconductor thin film 3) is grown on the s substrate (substrate 1) with the Sb thin film as the seed layer 2 interposed. FIG. 8 shows the X-ray diffraction result in the region F8 (on the surface of the substrate 1) of FIG. 5, and FIG. 9 shows the X-ray diffraction result in the region F9 (on the seed layer 2).

【0034】図3に示す試料においては、図6に示すよ
うに回折角20〜30度の間においてInSb薄膜(化
合物半導体薄膜3)中にInSb及びSbのピークが存
在する。Sbの核となる種層2が予めGaAs基板(基
板1)に形成されていないので、図3に示すようにIn
Sb薄膜中にSb結晶粒子41が相分離し点在するもの
であると推定される。
In the sample shown in FIG. 3, InSb and Sb peaks are present in the InSb thin film (compound semiconductor thin film 3) between the diffraction angles of 20 to 30 degrees as shown in FIG. Since the seed layer 2 serving as the nucleus of Sb is not previously formed on the GaAs substrate (substrate 1), as shown in FIG.
It is presumed that Sb crystal grains 41 are phase-separated and scattered in the Sb thin film.

【0035】図4に示す試料においては、図7に示すよ
うに同一の回折角の部分においてInSb薄膜(化合物
半導体薄膜3)中にInSbのピークだけが存在する。
InSb薄膜中のSbは下地の非晶質Sb薄膜にほとん
ど吸収されるているものと推定される。つまり、InS
b薄膜中のSbは結晶成長の核となる種層2を形成すれ
ばこの種層2を核として結晶成長を行うことが推定され
る。
In the sample shown in FIG. 4, as shown in FIG. 7, only the InSb peak exists in the InSb thin film (compound semiconductor thin film 3) at the same diffraction angle portion.
It is estimated that Sb in the InSb thin film is almost absorbed by the underlying amorphous Sb thin film. In other words, InS
It is presumed that Sb in the b thin film will perform crystal growth with this seed layer 2 as a nucleus if the seed layer 2 that serves as a nucleus for crystal growth is formed.

【0036】図5に示す試料においては、まず図8に示
すように同一の回折角の部分においてInSb薄膜(化
合物半導体薄膜3)中にInSbのピークだけが存在
し、Sbのピークが若干あるもののSbはほとんど存在
しない。理想的にはSbが皆無であることが望ましい。
InSb薄膜中のSbは種層2としてのSb薄膜の表面
上に偏析しているものであると推定される。また、図9
に示すように同一の回折角の部分においてInSbのピ
ークがほとんど存在せず、存在しているとすれば非晶質
Sbだけであると推定される。つまり、図9に示す結果
からもInSb薄膜中のSbは種層2としてのSb薄膜
の表面上に偏析しているものであると推定される。
In the sample shown in FIG. 5, there is only an InSb peak in the InSb thin film (compound semiconductor thin film 3) in the portion having the same diffraction angle as shown in FIG. Almost no Sb exists. Ideally, it is desirable that there is no Sb.
It is presumed that Sb in the InSb thin film is segregated on the surface of the Sb thin film as the seed layer 2. In addition, FIG.
As shown in (1), there is almost no InSb peak in the portion having the same diffraction angle, and if it exists, it is presumed that it is only amorphous Sb. That is, from the results shown in FIG. 9, it is estimated that Sb in the InSb thin film is segregated on the surface of the Sb thin film as the seed layer 2.

【0037】本発明者が行った実験結果からも明らかな
ように、本発明によれば、薄膜形成方法において以下の
作用効果が得られる。
As is clear from the results of experiments conducted by the present inventor, according to the present invention, the following effects can be obtained in the thin film forming method.

【0038】(1)前記基板1表面上の一部の領域に予
め種層2を形成したので、この種層2の形成後に一度の
薄膜形成工程で物性が異なる複数種類の化合物半導体薄
膜3及び半金属薄膜4が形成できる。従って、化合物半
導体薄膜3及び半金属薄膜4の成長温度、成長圧力等、
双方の結晶膜においてプロセス条件を一致できるので、
一方の結晶膜を形成する際に他方の結晶膜に損傷を与え
ることがなくなる。
(1) Since the seed layer 2 is formed in advance in a partial region on the surface of the substrate 1, a plurality of types of compound semiconductor thin films 3 having different physical properties are formed in one thin film forming step after the seed layer 2 is formed. The semi-metal thin film 4 can be formed. Therefore, the growth temperature, the growth pressure, etc. of the compound semiconductor thin film 3 and the semi-metal thin film 4
Since the process conditions can be matched for both crystal films,
When forming one crystal film, the other crystal film is not damaged.

【0039】(2)前記作用効果(1)で一方の結晶膜
を形成する際に他方の結晶膜に損傷を与えることがなく
なるので、双方の結晶膜の間に形成される損傷防止を目
的としたバッファ層が廃止できる。従って、前記バッフ
ァ層の形成工程に相当する分、薄膜形成プロセスの工程
数が削減できる。
(2) Since the above effect (1) does not damage the other crystal film when forming one crystal film, the purpose is to prevent damage between the two crystal films. The buffer layer used can be abolished. Therefore, the number of steps of the thin film forming process can be reduced by an amount corresponding to the step of forming the buffer layer.

【0040】(3)前記化合物半導体薄膜3及び半金属
薄膜4が複数に相分離し、かつ結晶が偏析する化学量論
に従った1層の物質層で形成されるので、双方の結晶膜
において薄膜形成プロセス上のマスク合わせ余裕が廃止
できる。従って、マスク合わせ余裕が廃止できるので、
微細な平面形状において化合物半導体薄膜3及び半金属
薄膜4が形成できる。
(3) Since the compound semiconductor thin film 3 and the semi-metal thin film 4 are phase-separated into a plurality of layers and are formed of one material layer according to the stoichiometry in which crystals are segregated, both crystal films are formed. The mask alignment margin in the thin film formation process can be eliminated. Therefore, the mask alignment margin can be eliminated,
The compound semiconductor thin film 3 and the semimetal thin film 4 can be formed in a fine planar shape.

【0041】(4)前記作用効果(2)で薄膜形成プロ
セスの工程数が削減され、かつ前記作用効果(3)で薄
膜形成プロセス上のマスク合わせ余裕が廃止されるの
で、薄膜形成プロセス上の歩留りが向上できる。
(4) The operational effect (2) reduces the number of steps in the thin film forming process, and the operational effect (3) eliminates the mask alignment margin in the thin film forming process. The yield can be improved.

【0042】(5)前記化合物半導体薄膜3及び半金属
薄膜4が相分離によって形成されるので、化合物半導体
薄膜3と半金属薄膜4との間が双方の結晶膜の結晶が相
互に混在しない急峻な結晶界面に形成できる。従って、
双方の結晶膜の結晶界面での物理的特性が向上できるの
で、前記結晶界面を利用するデバイスの特性が向上でき
る。
(5) Since the compound semiconductor thin film 3 and the metalloid thin film 4 are formed by phase separation, the compound semiconductor thin film 3 and the metalloid thin film 4 are steep so that the crystals of both crystal films do not coexist with each other. Can be formed at various crystal interfaces. Therefore,
Since the physical characteristics at the crystal interface of both crystal films can be improved, the characteristics of the device utilizing the crystal interface can be improved.

【0043】なお、前記図2に示す断面構造においては
化合物半導体薄膜3の表面位置と半金属薄膜4の表面位
置とが一致せず段差が存在しているが、この段差は種層
2の膜厚及び分子線エピタキシャル法で堆積されるIn
SbのIn含有量を制御すれば減少できる。すなわち、
化合物半導体薄膜3の表面位置と半金属薄膜4の表面位
置とが一致でき、表面が平坦化できる。
In the sectional structure shown in FIG. 2, the surface position of the compound semiconductor thin film 3 and the surface position of the semi-metal thin film 4 do not coincide with each other, and there is a step, but this step is the film of the seed layer 2. In deposited by thick and molecular beam epitaxy
It can be reduced by controlling the In content of Sb. That is,
The surface position of the compound semiconductor thin film 3 and the surface position of the semi-metal thin film 4 can be matched, and the surface can be flattened.

【0044】実施例2 本実施例2は、相互に物性が異なる超電導薄膜及び絶縁
薄膜を同一工程で形成する、本発明の第2実施例であ
る。本実施例の薄膜形成方法は前述の実施例1の薄膜形
成方法に類似するので、前述の図1及び図2を使用し本
実施例の薄膜形成方法を説明する。
Embodiment 2 This embodiment 2 is a second embodiment of the present invention in which a superconducting thin film and an insulating thin film having different physical properties are formed in the same step. Since the thin film forming method of the present embodiment is similar to the thin film forming method of the first embodiment described above, the thin film forming method of the present embodiment will be described with reference to FIGS.

【0045】まず、超電導薄膜の結晶成長の核となる基
板1を準備する。本実施例において超電導薄膜としては
1 Ba2 Cu3 系超電導薄膜を形成するので、基
板1にはMgO、SrTiO3 、NdGaO3 等の化合
物基板が使用される。
First, the substrate 1 serving as a nucleus for crystal growth of the superconducting thin film is prepared. In this embodiment, since a Y 1 Ba 2 Cu 3 O y based superconducting thin film is formed as the superconducting thin film, a compound substrate of MgO, SrTiO 3 , NdGaO 3 or the like is used as the substrate 1.

【0046】次に、図1に示すように、前記基板1の表
面上の一部の領域に種層2を形成する。種層2は本実施
例においてY2 BaCuO系絶縁薄膜が使用される。
この種層2としての絶縁薄膜は高周波(RF)マグネト
ロンスパッタ法で堆積される。使用されるターゲットに
は例えばY2 Ba1.5 Cu4.0 が使用される。基板
1の温度は例えば650℃、RF出力は100W、スパ
ッタガス圧はArが6mtorr、O2 が20mtorrに各々
設定される。種層2はメタルマスク又はフォトリソグラ
フィ技術でパターンニングされる。
Next, as shown in FIG. 1, a seed layer 2 is formed on a part of the surface of the substrate 1. As the seed layer 2, a Y 2 BaCuO x type insulating thin film is used in this embodiment.
The insulating thin film as the seed layer 2 is deposited by a radio frequency (RF) magnetron sputtering method. The target used is, for example, Y 2 Ba 1.5 Cu 4.0 O x . The temperature of the substrate 1 is set to 650 ° C., the RF output is set to 100 W, the sputtering gas pressure is set to 6 mtorr for Ar and 20 mtorr for O 2 . The seed layer 2 is patterned by a metal mask or photolithography technique.

【0047】次に、複数に相分離し、かつ前記基板1表
面上で超電導薄膜の結晶が偏析し及び種層2上で絶縁薄
膜が偏析する化学量論に従った物質を前記基板1表面上
の全領域に堆積する。前記化学量論に従った物質として
は図10の2元系状態図に示すY2 BaCuO(21
1)とY1 Ba2 Cu3 (123)の結晶の混在す
る領域の化合物が使用される。具体的にはターゲットと
して例えばY1 Ba1. 2 Cu2.0 (Y2 BaCuO
:Y1 Ba2 Cu3 =1:1)が使用され、高周
波マグネトロンスパッタ法で堆積される。基板1の温度
は例えば650℃、RF出力は100W、スパッタガス
圧はArが6mtorr、O2 が20mtorrに各々設定され
る。
Next, a substance according to a stoichiometry in which a crystal of a superconducting thin film is segregated on the surface of the substrate 1 and an insulating thin film is segregated on the seed layer 2 on the surface of the substrate 1 is separated into a plurality of phases. Deposit on all areas of. As the substance according to the above stoichiometry, Y 2 BaCuO x (21
The compound in the region where the crystals of 1) and Y 1 Ba 2 Cu 3 O y (123) are mixed is used. Specifically, for example as the target Y 1 Ba 1. 2 Cu 2.0 O x (Y 2 BaCuO
x : Y 1 Ba 2 Cu 3 O y = 1: 1) is used and deposited by radio frequency magnetron sputtering. The temperature of the substrate 1 is set to 650 ° C., the RF output is set to 100 W, the sputtering gas pressure is set to 6 mtorr for Ar and 20 mtorr for O 2 .

【0048】前記化学量論に従った物質が堆積された後
にはアニールが行われ、堆積された薄膜の活性化が行わ
れる。前記アニールは例えばO2 ガス雰囲気中において
800℃、1時間の条件下で行われる。
After depositing the substance according to the above stoichiometry, annealing is performed to activate the deposited thin film. The annealing is performed, for example, in an O 2 gas atmosphere at 800 ° C. for 1 hour.

【0049】このような条件下においては、前述の図2
に示すように、相互に物性が異なる2種類の結晶膜が形
成される。すなわち、基板1の表面上にはこの基板1つ
まりMgO、SrTiO3 、NdGaO3 等の化合物基
板の結晶面に応じて結晶成長したY1 Ba2 Cu3
系超電導薄膜3が形成される。また、種層2の表面上に
はこの種層2つまりY2 BaCuO系絶縁薄膜の結晶
に応じて結晶成長したY2 BaCuO系絶縁薄膜4が
形成される。従って、超電導薄膜3及び絶縁薄膜4は一
度の薄膜形成工程において同一層の薄膜として同時に形
成され、しかも双方の薄膜の形成においてはプロセス条
件が一致できる。
Under such a condition, as shown in FIG.
As shown in, two types of crystal films having different physical properties are formed. That is, on the surface of the substrate 1, Y 1 Ba 2 Cu 3 O y crystal-grown according to the crystal plane of the substrate 1, that is, the compound substrate of MgO, SrTiO 3 , NdGaO 3, or the like.
The superconducting thin film 3 is formed. Further, on the surface of the seed layer 2, a Y 2 BaCuO x type insulating thin film 4 which is crystal-grown according to the crystal of the seed layer 2, that is, the Y 2 BaCuO x type insulating thin film is formed. Therefore, the superconducting thin film 3 and the insulating thin film 4 are simultaneously formed as thin films of the same layer in one thin film forming step, and the process conditions can be the same in forming both thin films.

【0050】また、超電導薄膜3及び絶縁薄膜4は図1
0に示すように相分離をなしかつ結晶が偏析する性質を
備えるので、超電導薄膜3及び絶縁薄膜4との間の結晶
界面は双方の結晶膜の結晶が相互に混在しない急峻な結
晶界面に形成される。従って、結晶界面での物理的特性
を向上できるので、ジョセフソン効果素子の特性が向上
できる。
The superconducting thin film 3 and the insulating thin film 4 are shown in FIG.
As shown in 0, since it has a property of phase separation and segregation of crystals, the crystal interface between the superconducting thin film 3 and the insulating thin film 4 is formed as a steep crystal interface in which the crystals of both crystal films do not coexist. To be done. Therefore, the physical characteristics at the crystal interface can be improved, and the characteristics of the Josephson effect element can be improved.

【0051】このように、本発明によれば、薄膜形成方
法において前述の実施例1と同様の作用効果が得られ
る。
As described above, according to the present invention, in the thin film forming method, the same effects as those of the above-described first embodiment can be obtained.

【0052】なお、本発明は、前記実施例に限定される
ものではなく、その要旨を逸脱しない範囲において、種
々変更できる。
The present invention is not limited to the above-mentioned embodiment, but various modifications can be made without departing from the scope of the invention.

【0053】例えば、本発明は、InSb以外の化合物
半導体と半金属との組み合わせにおいても、相分離をな
しかつ結晶が偏折する化学量論に従った物質であれば同
一層での薄膜の形成が実現できる。ただし、化合物半導
体のうちAs系化合物半導体においてはAsがアウトデ
フュージョンするので、堆積物質がAsリッチの条件に
設定できず、本発明に従った薄膜の形成が実現できな
い。
For example, according to the present invention, even in the combination of a compound semiconductor other than InSb and a semimetal, a thin film is formed in the same layer as long as it is a substance that complies with the stoichiometry in which phase separation occurs and crystals are deflected. Can be realized. However, since As is out-diffused in the As-based compound semiconductor among the compound semiconductors, the deposition substance cannot be set to the As-rich condition, and the thin film formation according to the present invention cannot be realized.

【0054】また、本発明は、基板表面上に直接薄膜を
結晶成長する場合に限らず、基板表面上にバッファ層を
形成しこのバッファ層表面上に薄膜を結晶成長してもよ
い。この場合、バッファ層としては前述の実施例1にお
いてGsAs膜等の化合物半導体薄膜が使用され、実施
例2においてMgO膜等の化合物薄膜が使用される。本
発明において基板及びバッファ層を含めて基体という。
The present invention is not limited to the case where the thin film is directly crystal-grown on the substrate surface, but a buffer layer may be formed on the substrate surface and the thin film may be crystal-grown on the buffer layer surface. In this case, as the buffer layer, the compound semiconductor thin film such as the GsAs film is used in the first embodiment, and the compound thin film such as the MgO film is used in the second embodiment. In the present invention, the substrate and the buffer layer are collectively referred to as a base.

【0055】[0055]

【発明の効果】以上説明したように、本発明によれば、
以下の効果が得られる。
As described above, according to the present invention,
The following effects can be obtained.

【0056】(1)相互に物性が異なる複数の結晶膜を
形成する薄膜形成技術において、一方の結晶膜を形成す
る際に他方の結晶膜に与える損傷が減少できる。
(1) In the thin film forming technique for forming a plurality of crystal films having mutually different physical properties, damage to the other crystal film when forming one crystal film can be reduced.

【0057】(2)前記薄膜形成技術において、バッフ
ァ層の形成工程を廃止し、薄膜形成プロセスの工程数が
減少できる。
(2) In the thin film forming technique, the step of forming the buffer layer can be eliminated and the number of steps of the thin film forming process can be reduced.

【0058】(3)前記薄膜形成技術において、マスク
合わせ余裕を廃止し、微細加工が図れる。
(3) In the thin film forming technique, the mask alignment margin can be eliminated and fine processing can be achieved.

【0059】(4)前記薄膜形成技術において、前記効
果(1)乃至効果(3)が得られ、薄膜形成プロセス上
の歩留りが向上できる。
(4) In the thin film forming technique, the effects (1) to (3) can be obtained, and the yield in the thin film forming process can be improved.

【0060】(5)前記薄膜形成技術で形成されるデバ
イスにおいて、前記効果(1)乃至効果(3)が得ら
れ、特性が向上できる。
(5) In the device formed by the thin film forming technique, the above effects (1) to (3) can be obtained and the characteristics can be improved.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施例1である薄膜形成方法を説明す
るデバイスの第1工程での断面図である。
FIG. 1 is a cross-sectional view in a first step of a device illustrating a thin film forming method that is Embodiment 1 of the present invention.

【図2】前記デバイスの第2工程での断面図である。FIG. 2 is a sectional view of the device in a second step.

【図3】前記X線回折を行う第1試料の断面図である。FIG. 3 is a cross-sectional view of a first sample for performing the X-ray diffraction.

【図4】前記X線回折を行う第2試料の断面図である。FIG. 4 is a cross-sectional view of a second sample that performs the X-ray diffraction.

【図5】前記X線回折を行う第3試料の断面図である。FIG. 5 is a cross-sectional view of a third sample for performing the X-ray diffraction.

【図6】X線回折強度結果を示す図である。FIG. 6 is a diagram showing an X-ray diffraction intensity result.

【図7】X線回折強度結果を示す図である。FIG. 7 is a diagram showing an X-ray diffraction intensity result.

【図8】X線回折強度結果を示す図である。FIG. 8 is a diagram showing an X-ray diffraction intensity result.

【図9】X線回折強度結果を示す図である。FIG. 9 is a diagram showing an X-ray diffraction intensity result.

【図10】YBaCuO系材料の2元系状態図である。FIG. 10 is a binary system phase diagram of a YBaCuO-based material.

【符号の説明】[Explanation of symbols]

1 基板 2 種層 3 半導体薄膜又は超電導薄膜 4 半金属薄膜又は絶縁薄膜 1 substrate 2 type layer 3 semiconductor thin film or superconducting thin film 4 semimetal thin film or insulating thin film

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 結晶成長の核となる基体表面上の一部の
領域に、前記基体を核として成長する結晶に対して異な
る物性の結晶を成長させる核となる種層を形成する工程
と、 複数に相分離し、かつ前記基体表面上、前記種層上のい
ずれかで結晶が偏析する化学量論に従った物質を前記基
体表面上の全領域に堆積し、前記基体表面上にこの基体
を核とする結晶を成長させた第1結晶膜を形成し、かつ
前記種層上にこの種層を核とする結晶を成長させた第2
結晶膜を形成する工程と、 を備えたことを特徴とする薄膜形成方法。
1. A step of forming a seed layer, which serves as a nucleus for growing a crystal having different physical properties from a crystal grown with the substrate as a nucleus, in a partial region on the surface of the substrate as a nucleus for crystal growth. A substance according to a stoichiometry in which a plurality of phases are separated and crystals are segregated either on the surface of the substrate or on the seed layer is deposited on the entire region of the surface of the substrate, and the substrate is formed on the surface of the substrate. Forming a first crystal film on which a crystal having nuclei as a core is grown and growing a crystal having a seed layer as a nuclei on the seed layer;
A method of forming a thin film, comprising: a step of forming a crystal film.
【請求項2】 前記請求項1に記載される薄膜形成方法
において、 前記基体にGaAs等の化合物半導体基板又は化合物半
導体膜が使用され、 前記種層にSb等の半金属薄膜が使用され、 前記第1結晶膜としてInSb等の半導体薄膜が形成さ
れるとともに、前記第2結晶膜としてSb等の半金属薄
膜が形成される、 ことを特徴とする薄膜形成方法。
2. The thin film forming method according to claim 1, wherein the base is a compound semiconductor substrate or compound semiconductor film such as GaAs, and the seed layer is a semi-metal thin film such as Sb. A semiconductor thin film such as InSb is formed as the first crystal film, and a semi-metal thin film such as Sb is formed as the second crystal film.
【請求項3】 前記請求項1に記載される薄膜形成方法
において、 前記基体にMgO、SrTiO3 、NdGaO3 等の化
合物基板又は化合物膜が使用され、 前記種層にY2 BaCuO等の絶縁薄膜が使用され、 前記第1結晶膜としてY1 Ba2 Cu3 系超電導薄
膜が形成されるとともに、前記第2結晶膜としてY2
aCuO系絶縁薄膜が形成される、 ことを特徴とする薄膜形成方法。
3. The thin film forming method according to claim 1, wherein a compound substrate or compound film of MgO, SrTiO 3 , NdGaO 3 or the like is used for the base, and an insulating material of Y 2 BaCuO x or the like is used for the seed layer. A thin film is used, a Y 1 Ba 2 Cu 3 O y based superconducting thin film is formed as the first crystal film, and a Y 2 B 2 B film is formed as the second crystal film.
An aCuO x -based insulating thin film is formed.
JP6004928A 1994-01-21 1994-01-21 Formation of thin film Pending JPH07211951A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6004928A JPH07211951A (en) 1994-01-21 1994-01-21 Formation of thin film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6004928A JPH07211951A (en) 1994-01-21 1994-01-21 Formation of thin film

Publications (1)

Publication Number Publication Date
JPH07211951A true JPH07211951A (en) 1995-08-11

Family

ID=11597263

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6004928A Pending JPH07211951A (en) 1994-01-21 1994-01-21 Formation of thin film

Country Status (1)

Country Link
JP (1) JPH07211951A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011121862A (en) * 2002-07-08 2011-06-23 Qunano Ab Optelectronic device, solar cell, and photodetector

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011121862A (en) * 2002-07-08 2011-06-23 Qunano Ab Optelectronic device, solar cell, and photodetector
US8772626B2 (en) 2002-07-08 2014-07-08 Qunano Ab Nanostructures and methods for manufacturing the same
US9680039B2 (en) 2002-07-08 2017-06-13 Qunano Ab Nanostructures and methods for manufacturing the same

Similar Documents

Publication Publication Date Title
US5157466A (en) Grain boundary junctions in high temperature superconductor films
JPH08501416A (en) Improved barrier layer for oxide superconductor devices and circuits
EP0612114B1 (en) Method for forming a patterned oxide superconductor thin film
JPH05251771A (en) Artificial grain boundary type Josephson junction device and fabrication method thereof
JPH0577347B2 (en)
EP0546904B1 (en) Method for manufacturing an artificial grain boundary type Josephson junction device
JPS62273782A (en) Josephson junction device and manufacture thereof
JPH07211951A (en) Formation of thin film
JPH03259576A (en) josephson junction
JP3189403B2 (en) Element having superconducting junction and method of manufacturing the same
EP1443131B1 (en) Oxide high-temperature superconductor and its production method
JPH04216673A (en) Method of forming ohmic contacts between semiconductors and oxide superconductors
US5231077A (en) Active device having an oxide superconductor and a fabrication process thereof
TWI846108B (en) Manufacturing method of epitaxial film and twisted epitaxial film
JP2850562B2 (en) Superconducting substrate manufacturing method
JP3485601B2 (en) Manufacturing method of superconducting composite thin film
JPH1084141A (en) Oxide superconductor device
JP2710870B2 (en) Method of laminating thin films of different materials on oxide superconducting thin film
JPH05208899A (en) Oxide superconducting thin film containing regions having different properties and its production
JP2708675B2 (en) Method of manufacturing superconducting thin film interlayer wiring
JPH05175144A (en) Semiconductor device and manufacturing method thereof
WO2006025252A1 (en) Superconductive thin film, process for production thereof, superconductive wire rod utilizing the same and superconducting device
JPH08340134A (en) Superconducting device device and manufacturing method thereof
JPH02234480A (en) Oxide superconductor tunnel junction device
JPH05243631A (en) Manufacture of artificial grain boundary type josephson junction element