JP2010199318A - 配線基板及びそれを備えた実装構造体 - Google Patents
配線基板及びそれを備えた実装構造体 Download PDFInfo
- Publication number
- JP2010199318A JP2010199318A JP2009042841A JP2009042841A JP2010199318A JP 2010199318 A JP2010199318 A JP 2010199318A JP 2009042841 A JP2009042841 A JP 2009042841A JP 2009042841 A JP2009042841 A JP 2009042841A JP 2010199318 A JP2010199318 A JP 2010199318A
- Authority
- JP
- Japan
- Prior art keywords
- conductor
- wiring board
- land
- land portion
- planar shape
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H10W70/635—
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0263—High current adaptations, e.g. printed high current conductors or using auxiliary non-printed means; Fine and coarse circuit patterns on one circuit board
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
- H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
- H05K1/113—Via provided in pad; Pad over filled via
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
- H05K2201/09627—Special connections between adjacent vias, not for grounding vias
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09745—Recess in conductor, e.g. in pad or in metallic substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09854—Hole or via having special cross-section, e.g. elliptical
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
-
- H10W72/90—
-
- H10W72/9415—
-
- H10W90/724—
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
- Y10T428/24802—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.]
- Y10T428/24917—Discontinuous or differential coating, impregnation or bond [e.g., artwork, printing, retouched photograph, etc.] including metal layer
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
【解決手段】本発明の一実施形態にかかる配線基板3は、ランド部70と、ランド部70の側部に接続された直線部72を具備するライン部71と、を有する導電層7と、ランド部70上で導電層7に接続された導体8と、を備える。ランド部70と導体8との接続部80の平面形状は、直線部72の幅方向に沿った長手方向を有する縦長形状である。ランド部70と導体8との接続部80の平面形状は、少なくとも一部が、直線部72をランド部70に向けて延出させてなる仮想領域Ra内に位置する。本発明の一実施形態にかかる実装構造体1は、配線基板3に搭載された電子部品2を備える。
【選択図】図3
Description
2 電子部品
20 パッド
3 配線基板
4 導電バンプ
5 コア基板
50 絶縁基体
51 スルーホール
52 スルーホール導体
53 絶縁体
6 配線層
60 絶縁層
61 貫通孔
7 導電層
70 ランド部
71 ライン部
72 直線部
73 窪み部
8 ビア導体
80 接続部
81 第1長辺
82 第2長辺
83 凸部
84 凹部
85 突出部
Ra 仮想領域
Rb 第1領域
Rc 第2領域
Rd 第3領域
Claims (7)
- ランド部と、該ランド部の側部に接続された直線部を具備するライン部と、を有する導電層と、
前記ランド部上で前記導電層に接続された導体と、
を備え、
前記ランド部と前記導体との接続部の平面形状は、前記直線部の幅方向に沿った長手方向を有する縦長形状であり、少なくとも一部が、前記直線部を前記ランド部に向けて延出させてなる仮想領域内に位置することを特徴とする配線基板。 - 請求項1に記載の配線基板において、
前記ランド部と前記導体との接続部の平面形状は、前記直線部の幅方向に沿った1対の長辺を有し、該1対の長辺のうち、前記直線部に近い長辺が、前記直線部に向かって突出する複数の凸部を有することを特徴とする配線基板。 - 請求項2に記載の配線基板において、
前記ランド部と前記導体との接続部の平面形状は、前記直線部に近い長辺が、隣接する前記凸部同士の間に凹部を有することを特徴とする配線基板。 - 請求項3に記載の配線基板において、
前記ランド部と前記導体との接続部の平面形状は、前記凹部が、前記凸部よりも前記仮想領域の中央の近くに位置することを特徴とする配線基板。 - 請求項3に記載の配線基板において、
前記ランド部は、前記導体との接続部に対応した領域が前記導電層の厚み方向に窪んでなる窪み部を有し、
前記窪み部は、前記凹部に対応した領域の深さが、他の領域よりも大きくなるように設定されており、
前記導体の一部が、前記窪み部内に充填されていることを特徴とする配線基板。 - 請求項1に記載の配線基板において、
前記ランド部と前記導体との接続部の平面形状は、前記仮想領域内に含まれることを特徴とする配線基板。 - 請求項1に記載の配線基板と、
前記配線基板に搭載され、前記導電層及び前記導体に電気的に接続された電子部品と、
を備えたことを特徴とする実装構造体。
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009042841A JP2010199318A (ja) | 2009-02-25 | 2009-02-25 | 配線基板及びそれを備えた実装構造体 |
| US12/712,034 US8253027B2 (en) | 2009-02-25 | 2010-02-24 | Circuit board and structure using the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009042841A JP2010199318A (ja) | 2009-02-25 | 2009-02-25 | 配線基板及びそれを備えた実装構造体 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JP2010199318A true JP2010199318A (ja) | 2010-09-09 |
Family
ID=42629959
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009042841A Pending JP2010199318A (ja) | 2009-02-25 | 2009-02-25 | 配線基板及びそれを備えた実装構造体 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8253027B2 (ja) |
| JP (1) | JP2010199318A (ja) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013141339A1 (ja) * | 2012-03-23 | 2013-09-26 | 株式会社村田製作所 | 多層配線基板およびその製造方法 |
| JPWO2020241645A1 (ja) * | 2019-05-31 | 2020-12-03 | ||
| US11848224B2 (en) | 2021-03-17 | 2023-12-19 | Shinko Electric Industries Co., Ltd. | Electrostatic chuck and substrate fixing device |
Families Citing this family (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9793199B2 (en) * | 2009-12-18 | 2017-10-17 | Ati Technologies Ulc | Circuit board with via trace connection and method of making the same |
| US8488329B2 (en) * | 2010-05-10 | 2013-07-16 | International Business Machines Corporation | Power and ground vias for power distribution systems |
| KR101767381B1 (ko) * | 2010-12-30 | 2017-08-11 | 삼성전자 주식회사 | 인쇄회로기판 및 이를 포함하는 반도체 패키지 |
| JP5829139B2 (ja) | 2012-02-03 | 2015-12-09 | 日東電工株式会社 | 配線回路基板およびその製造方法ならびに接続端子 |
| US9801275B2 (en) * | 2014-02-17 | 2017-10-24 | Lg Innotek Co., Ltd. | Printed circuit board and method of manufacturing the same |
| KR20150139660A (ko) * | 2014-06-03 | 2015-12-14 | 삼성전자주식회사 | 전자소자 패키지 |
| US20170064821A1 (en) * | 2015-08-31 | 2017-03-02 | Kristof Darmawikarta | Electronic package and method forming an electrical package |
| TWI578416B (zh) * | 2015-09-18 | 2017-04-11 | 旭德科技股份有限公司 | 封裝載板及其製作方法 |
| US10026691B2 (en) * | 2016-06-13 | 2018-07-17 | Intel Corporation | Package substrate having noncircular interconnects |
| US10887989B2 (en) * | 2017-08-21 | 2021-01-05 | Sumitomo Electric Printed Circuits, Inc. | Printed wiring board |
| JP2020150026A (ja) * | 2019-03-11 | 2020-09-17 | 株式会社村田製作所 | 多層配線基板 |
| WO2021085181A1 (ja) * | 2019-10-30 | 2021-05-06 | 株式会社村田製作所 | 積層基板、電子部品モジュール、および、積層基板の製造方法 |
| US11956898B2 (en) * | 2020-09-23 | 2024-04-09 | Apple Inc. | Three-dimensional (3D) copper in printed circuit boards |
| US11978699B2 (en) * | 2021-08-19 | 2024-05-07 | Texas Instruments Incorporated | Electronic device multilevel package substrate for improved electromigration preformance |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003086948A (ja) * | 2000-12-14 | 2003-03-20 | Denso Corp | 多層基板の製造方法およびその製造方法によって形成される多層基板 |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08116174A (ja) | 1994-08-25 | 1996-05-07 | Matsushita Electric Ind Co Ltd | 回路形成基板およびその製造方法 |
| DE69634597T2 (de) * | 1995-11-17 | 2006-02-09 | Kabushiki Kaisha Toshiba, Kawasaki | Mehrschichtige leiterplatte, vorgefertigtes material für diese leiterplatte, verfahren zur herstellung einer mehrschichtigen leiterplatte, packung elektronischer bauelemente und verfahren zur herstellung vertikaler, elektrisch leitender verbindungen |
| US6713685B1 (en) * | 1998-09-10 | 2004-03-30 | Viasystems Group, Inc. | Non-circular micro-via |
| JP4430976B2 (ja) * | 2004-05-10 | 2010-03-10 | 富士通株式会社 | 配線基板及びその製造方法 |
| TWI264257B (en) * | 2004-11-24 | 2006-10-11 | Via Tech Inc | Signal transmission structure and circuit substrate thereof |
| JP4748161B2 (ja) * | 2005-07-12 | 2011-08-17 | 株式会社村田製作所 | 多層配線基板及びその製造方法 |
| JPWO2009101904A1 (ja) * | 2008-02-14 | 2011-06-09 | 日本電気株式会社 | 半導体装置及びその製造方法 |
| US8350161B2 (en) * | 2009-01-30 | 2013-01-08 | Kycera Corporation | Circuit board and structure using the same |
-
2009
- 2009-02-25 JP JP2009042841A patent/JP2010199318A/ja active Pending
-
2010
- 2010-02-24 US US12/712,034 patent/US8253027B2/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003086948A (ja) * | 2000-12-14 | 2003-03-20 | Denso Corp | 多層基板の製造方法およびその製造方法によって形成される多層基板 |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013141339A1 (ja) * | 2012-03-23 | 2013-09-26 | 株式会社村田製作所 | 多層配線基板およびその製造方法 |
| JPWO2020241645A1 (ja) * | 2019-05-31 | 2020-12-03 | ||
| US11848224B2 (en) | 2021-03-17 | 2023-12-19 | Shinko Electric Industries Co., Ltd. | Electrostatic chuck and substrate fixing device |
Also Published As
| Publication number | Publication date |
|---|---|
| US20100212947A1 (en) | 2010-08-26 |
| US8253027B2 (en) | 2012-08-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010199318A (ja) | 配線基板及びそれを備えた実装構造体 | |
| JP5066192B2 (ja) | 配線基板及び実装構造体 | |
| JP6996976B2 (ja) | プリント回路基板のための高速インターコネクト | |
| US8829357B2 (en) | Wiring board and method for manufacturing the same | |
| TWI454192B (zh) | 具有電子元件之印刷電路板的製造方法 | |
| US20120241205A1 (en) | Wiring board with built-in electronic component and method for manufacturing the same | |
| CN101056501B (zh) | 电路基板及电路基板的制造方法 | |
| KR101382811B1 (ko) | 인쇄회로기판 및 그의 제조 방법 | |
| US9736945B2 (en) | Printed wiring board | |
| JP2015126053A (ja) | 配線基板、配線基板の製造方法及び電子装置 | |
| JP2015146346A (ja) | 多層配線板 | |
| JP2009200212A (ja) | プリント基板の放熱構造 | |
| US10211119B2 (en) | Electronic component built-in substrate and electronic device | |
| JP2010123830A (ja) | プリント配線板とその製造方法 | |
| US8350161B2 (en) | Circuit board and structure using the same | |
| JP2010199319A (ja) | 配線基板及びそれを備えた実装構造体 | |
| TW201218898A (en) | Wiring substrate manufacturing method | |
| JP2012156368A (ja) | 配線基板およびその実装構造体ならびに配線基板の製造方法 | |
| JP2010034260A (ja) | 配線基板及びその製造方法、並びに実装構造体 | |
| JP2010177544A (ja) | 配線基板およびそれを備えた実装構造体 | |
| JP5363377B2 (ja) | 配線基板及びその製造方法 | |
| JP2008235783A (ja) | 電子装置 | |
| JP2016100352A (ja) | プリント配線板およびその製造方法 | |
| JP2016076509A (ja) | 回路モジュール | |
| JP5036295B2 (ja) | 半導体素子の実装構造体 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20110915 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20121003 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121009 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20121205 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130514 |