[go: up one dir, main page]

JP2004282050A - Thin-film integrated circuit device, ic label, vessel including thin-film integrated circuit mounted thereon, manufacturing method therefor, and commodity management method for commodity including vessel - Google Patents

Thin-film integrated circuit device, ic label, vessel including thin-film integrated circuit mounted thereon, manufacturing method therefor, and commodity management method for commodity including vessel Download PDF

Info

Publication number
JP2004282050A
JP2004282050A JP2004048421A JP2004048421A JP2004282050A JP 2004282050 A JP2004282050 A JP 2004282050A JP 2004048421 A JP2004048421 A JP 2004048421A JP 2004048421 A JP2004048421 A JP 2004048421A JP 2004282050 A JP2004282050 A JP 2004282050A
Authority
JP
Japan
Prior art keywords
integrated circuit
film
thin film
metal
insulating film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004048421A
Other languages
Japanese (ja)
Other versions
JP2004282050A5 (en
JP4566578B2 (en
Inventor
Yasuyuki Arai
康行 荒井
Akira Ishikawa
明 石川
Toru Takayama
徹 高山
Junya Maruyama
純矢 丸山
Yuugo Gotou
裕吾 後藤
Yumiko Ono
由美子 大野
Yuko Tatemura
祐子 舘村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2004048421A priority Critical patent/JP4566578B2/en
Publication of JP2004282050A publication Critical patent/JP2004282050A/en
Publication of JP2004282050A5 publication Critical patent/JP2004282050A5/ja
Application granted granted Critical
Publication of JP4566578B2 publication Critical patent/JP4566578B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Thin Film Transistor (AREA)
  • Credit Cards Or The Like (AREA)
  • Details Of Rigid Or Semi-Rigid Containers (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

【課題】 シリコンウェハからなる集積回路は厚いため商品容器自体に搭載する場合、表面に凹凸が生じ、デザイン性が低下してしまった。そこで本発明では非常に膜厚の薄い薄膜集積回路、及び薄膜集積回路を有する薄膜集積回路装置を提供する。
【解決手段】 本発明の薄膜集積回路は、従来のシリコンウェハにより形成される集積回路と異なり、半導体膜を能動領域(例えば薄膜トランジスタであればチャネル形成領域)として備えることを特徴とする。本発明の薄膜集積回路は非常に薄いため、カードや容器等の商品へ搭載してもデザイン性を損ねることがない。
【選択図】 図6
PROBLEM TO BE SOLVED: To provide an unevenness on the surface of an integrated circuit made of a silicon wafer when mounted on a product container itself because the integrated circuit is thick, resulting in reduced design. Therefore, the present invention provides a thin film integrated circuit having a very small thickness and a thin film integrated circuit device having the thin film integrated circuit.
SOLUTION: The thin film integrated circuit of the present invention is characterized by including a semiconductor film as an active region (for example, a channel forming region in the case of a thin film transistor), unlike an integrated circuit formed by a conventional silicon wafer. Since the thin film integrated circuit of the present invention is very thin, its design is not impaired even when it is mounted on a product such as a card or a container.
[Selection] Fig. 6

Description

本発明は、メモリやマイクロプロセッサ(中央演算部、CPU)などを有し、紙のように薄くフレキシブルな薄膜集積回路を搭載した薄膜集積回路装置、薄膜集積回路装置をラベルに利用したICラベル、当該薄膜集積回路を搭載した商品容器、及びそれらの作製方法に関する。さらに本発明は上記のような商品の管理方法に関する。   The present invention relates to a thin film integrated circuit device having a memory and a microprocessor (central processing unit, CPU), etc., and mounting a thin and flexible thin film integrated circuit like paper, an IC label using the thin film integrated circuit device as a label, The present invention relates to a product container on which the thin film integrated circuit is mounted, and a method for manufacturing the container. Further, the present invention relates to a method for managing products as described above.

近年、一人当たりが携帯するカード数が増加してきている。カードにはあらゆる情報が記録され、必要に応じて書き換えられ、記録される情報量は増加の一途をたどっている。   In recent years, the number of cards carried per person has been increasing. All information is recorded on the card and rewritten as necessary, and the amount of recorded information is constantly increasing.

このような情報量の増加は、多岐の分野にわたって必要不可欠なこととなっている。例えば食品業界や製造業界に対して、商品の安全性や管理体制の強化を求める声が高まっており、それに伴い商品に関する情報量は増加してしまう。しかし現状の商品情報は、主にバーコードの十数桁の数字により提供される製造国、メーカー、商品番号等の情報程度であり、情報量が非常に少なかった。またバーコードを利用した場合、一つ一つを手作業で行うため読み取りに時間を要してしまった。   Such an increase in the amount of information has become indispensable in various fields. For example, there is an increasing demand from the food industry and the manufacturing industry to strengthen the safety and management system of products, and the amount of information on products increases accordingly. However, the current product information is mainly information such as the country of manufacture, manufacturer, product number, etc., which is mainly provided by over ten digits of the barcode, and the amount of information is extremely small. Also, when a barcode is used, it takes time to read each barcode because it is performed manually.

そこでネットワークを利用した商品管理方法であって、ネットワークに接続された各販売店の端末から、返却された商品の識別子が入力され、サーバを経由して、商品に関する情報を販売店に通知する方法がある。商品の識別子は2次元バーコードや文字列などからなり、販売店の端末への入力を介してサーバに送られる。また商品は、商品に関連するプログラムやデータ、あるいは個人情報を格納する着脱可能な記憶媒体を有し、該記憶媒体はICカード、スマートカード、コンパクトフラッシュ(登録商標)カード等のカードなどを含んでいることが記載されている(特許文献1参照)。   Therefore, a product management method using a network, in which an identifier of a returned product is input from a terminal of each store connected to the network, and information about the product is notified to the store via a server. There is. The product identifier is composed of a two-dimensional barcode, a character string, or the like, and is sent to the server via an input to a terminal of the store. In addition, the product has a removable storage medium for storing programs, data, or personal information related to the product, and the storage medium includes an IC card, a smart card, a card such as a compact flash (registered trademark) card, and the like. (See Patent Document 1).

別な方法として、小売店に並んでいる食品の一つひとつに固有のID番号を割り振り、消費者はインターネットにアクセスして食品の原材料や生産者、流通経路などを閲覧できることや、無線タグ関連のシステムに汎用性を持たせた例としてリーダ/ライタが読み取った情報を処理するソフトウエア、サーバ等を利用し、問い合わせに応じて必要な製品情報を提供し、生産や物流の効率化を図ることが行われている(非特許文献1参照)。   As another method, a unique ID number is assigned to each of the foods in the retail store, and consumers can access the Internet to browse the raw materials, producers, distribution channels, etc. of the food, and systems related to wireless tags For example, by using software, servers, etc. that process information read by readers / writers, providing necessary product information in response to inquiries, and improving the efficiency of production and distribution (See Non-Patent Document 1).

特開2002-230141公報JP 2002-230141 Gazette 日経エレクトロニクス 日経BP社 2002.11.18発行 p.67−76Nikkei Electronics Nikkei BP issued February 1.18, p. 67-76

このような情報量の増加に伴い、バーコードにより情報管理を行う場合、提供可能な情報量に限界が生じていた。また提供される情報が少ない上、手作業での読み取り時間を費やすため、効率が悪かった。更にバーコードの読み取り作業は人手を介するため、読み取りミスなどを避けることはできなかった。   With such an increase in the amount of information, when information is managed using bar codes, the amount of information that can be provided is limited. In addition, the amount of information to be provided is small, and manual reading time is spent, which is inefficient. Further, since the reading operation of the barcode is performed by hand, it is not possible to avoid a reading error or the like.

また特に上記文献に関してみると、消費者がインターネットにアクセスするには手間がかかり、パーソナルコンピュータ等を所有する必要があった。更に無線タグに使用されるシリコンウェハからなる集積回路は厚いため商品容器自体に搭載する場合、表面に凹凸が生じ、デザイン性が低下してしまった。   In particular, with regard to the above documents, it was troublesome for consumers to access the Internet, and it was necessary to own a personal computer or the like. Furthermore, since an integrated circuit formed of a silicon wafer used for a wireless tag is thick, when it is mounted on a product container itself, irregularities are generated on the surface, and the design is reduced.

そこで本発明は、記録される情報量が多い集積回路(IC)であって、従来のシリコンウェハと異なり非常に薄いIC(薄膜集積回路)、及び薄膜集積回路を有する薄膜集積回路装置を提供することを課題とする。特に店頭の商品に薄膜集積回路を利用したラベル(ICラベル)を搭載し、デザイン性を損ねない商品の容器、及びそれらの作製方法を提供することを課題とする。更に本発明は、ICラベルが搭載された商品の管理方法を提供することを課題とする。   Therefore, the present invention provides an integrated circuit (IC) having a large amount of information to be recorded, which is very thin unlike a conventional silicon wafer, and a thin film integrated circuit device having the thin film integrated circuit. That is the task. In particular, it is an object of the present invention to provide a product container which has a label (IC label) using a thin film integrated circuit mounted on a store product and which does not impair the design, and a method for manufacturing the same. Still another object of the present invention is to provide a method for managing a product on which an IC label is mounted.

上記課題を鑑み、本発明は紙のように薄い集積回路(薄膜集積回路)を搭載する薄膜集積回路装置を特徴とする。本発明の薄膜集積回路は、従来のシリコンウェハにより形成される集積回路と異なり、半導体膜を能動領域(例えば薄膜トランジスタであればチャネル形成領域)として有することを特徴とする。   In view of the above problems, the present invention features a thin film integrated circuit device on which an integrated circuit (thin film integrated circuit) as thin as paper is mounted. The thin film integrated circuit of the present invention is characterized by having a semiconductor film as an active region (for example, a channel forming region in the case of a thin film transistor), unlike an integrated circuit formed by a conventional silicon wafer.

このような集積回路は、磁気で記録するタイプでは記録できるデータがわずか数十バイト程度であるのに対し、記録できるデータが5KB程度、又はそれ以上が一般的であり、格段に大きい容量を確保することが知られている。そのためバーコードに比べて多量な情報を、あらゆる分野において提供することができる。例えば薄膜集積回路を個人が所有するカードに搭載した薄膜集積回路装置の場合、大量の情報を記録でき情報管理の効率化につながる。また薄膜集積回路を用いることにより、複数のカードを携帯する必要がなくなり、一枚のカードですむ。また、薄膜集積回路に書き換え可能なメモリを搭載することにより、必要に応じて情報を書き換える薄膜集積回路装置を提供することができる。   In such an integrated circuit, the recordable data is only about several tens of bytes in the magnetic recording type, but the recordable data is generally about 5 KB or more, and a remarkably large capacity is secured. It is known to Therefore, a large amount of information can be provided in every field as compared with the barcode. For example, in the case of a thin film integrated circuit device in which a thin film integrated circuit is mounted on a card owned by an individual, a large amount of information can be recorded, which leads to more efficient information management. Further, by using a thin film integrated circuit, there is no need to carry a plurality of cards, and only one card is required. Further, by mounting a rewritable memory on the thin film integrated circuit, a thin film integrated circuit device which can rewrite information as needed can be provided.

その上、薄膜集積回路は、磁気のようにデータが読み取られる恐れがなく、また記憶されているデータが改ざんされにくいというメリットがある。つまり記録される情報のセキュリティを確保することができる。特に、個人が携帯するカードでは、セキュリティの確保や高い信頼性が必要となる。またさらに薄膜集積回路を搭載することにより警報を発するようにでき、万引き、盗難防止効果を得ることができる。   In addition, the thin film integrated circuit has a merit that there is no danger of data being read unlike magnetism and that stored data is not easily falsified. That is, the security of the recorded information can be ensured. In particular, for cards carried by individuals, security and high reliability are required. Further, by mounting a thin film integrated circuit, an alarm can be issued, and shoplifting and anti-theft effects can be obtained.

また本発明は商品のデザイン性を損ねない非常に薄い薄膜集積回路を利用したラベル(ICラベル)、及びICラベルを搭載する商品容器を提供することを特徴とする。   Further, the present invention is characterized by providing a label (IC label) using a very thin thin film integrated circuit which does not impair the design of the product, and a product container on which the IC label is mounted.

具体的なICラベルとしては図6(A)に示すように、瓶やカード等を代表とする商品18に接着されるラベル205下(裏)に薄膜集積回路72を接着(付着)し固定してICラベル204を形成する。本発明の薄膜集積回路は、500nm程度の半導体膜により形成されるため、シリコンウェハで形成されるICと比べて、非常に薄いことを特徴とする。その結果、本発明の半導体膜により構成される薄膜集積回路をラベルとして商品に搭載させてもデザイン性を損ねることはない。   As a specific IC label, as shown in FIG. 6 (A), the thin film integrated circuit 72 is adhered (adhered) under the label 205 (back) adhered to the product 18 such as a bottle or a card and fixed. To form an IC label 204. Since the thin film integrated circuit of the present invention is formed of a semiconductor film having a thickness of about 500 nm, it is characterized by being extremely thin as compared with an IC formed by a silicon wafer. As a result, even if a thin film integrated circuit constituted by the semiconductor film of the present invention is mounted on a product as a label, the design is not impaired.

図6(B)は、(A)におけるa−a’の断面図であって、ラベル下に本発明の薄膜集積回路を配置し、接着剤41により商品に接着し固定する薄膜集積回路装置、具体的にはICラベルを示す。なおラベル205が接着性を有する場合、接着剤41は不要である。また図6(C)は、(A)におけるa−a’の断面図であって、ラベル間に本発明の薄膜集積回路を挟んだ(狭持した)状態で商品に接着し固定する薄膜集積回路装置、具体例としてICラベルを示す。このときラベル205は、薄膜集積回路と接する面に接着性を有し、更に商品と接する面にも接着剤を有する。なお、ラベルが接着性を有しない場合は、接着剤を使用すればよい。また商品に薄膜集積回路を直接転写し、その上からラベルを貼ってICラベルを完成させてもよい。   FIG. 6B is a cross-sectional view taken along a line aa ′ in FIG. 6A, in which the thin film integrated circuit of the present invention is arranged under a label, and is adhered and fixed to a product with an adhesive 41. Specifically, an IC label is shown. When the label 205 has adhesiveness, the adhesive 41 is unnecessary. FIG. 6C is a cross-sectional view taken along the line aa ′ in FIG. 6A, and the thin film integrated circuit is bonded and fixed to a product while the thin film integrated circuit of the present invention is sandwiched (held) between labels. A circuit device, an IC label as a specific example, is shown. At this time, the label 205 has adhesiveness on the surface in contact with the thin film integrated circuit, and further has an adhesive on the surface in contact with the product. When the label does not have adhesiveness, an adhesive may be used. Alternatively, a thin film integrated circuit may be directly transferred to a product, and a label may be attached thereon to complete the IC label.

すなわち本発明は、非常に薄い薄膜集積回路を有する薄膜集積回路装置(具体的にはICラベル)、及びそれらを搭載した商品を提供するものであり、薄膜集積回路の固定の仕方にはあらゆる方法が考えられる。   That is, the present invention provides a thin film integrated circuit device (specifically, an IC label) having a very thin thin film integrated circuit, and a product equipped with the thin film integrated circuit. Can be considered.

このようなICラベルにより、入荷管理、在庫管理、作業工程の把握や納品日程の把握といった商品管理又は販売ルート等の物流管理の効率化を図ることができる。更に商品の原材料や原産地、生産(製造)工程ごとの検査結果や流通過程の履歴等の多量な情報を管理し、消費者へ提供することができる。   With such an IC label, it is possible to improve the efficiency of distribution management such as merchandise management or sales routes, such as stock management, stock management, grasp of work processes, and grasp of delivery schedules. Further, a large amount of information such as inspection results for each raw material, place of origin, production (manufacturing) process, and history of distribution processes can be managed and provided to consumers.

以上のような本発明の薄膜集積回路は非常に薄いため、カードや容器等の商品へ搭載してもデザイン性を損ねることがなく、バーコードや磁気と比べて格段に多量の情報を記録することができる。また本発明の薄膜集積回路は適宜、接触型ICや非接触型ICとして使用することができる。   Since the thin film integrated circuit of the present invention as described above is very thin, it does not impair the design even if it is mounted on a product such as a card or a container, and records a much larger amount of information than barcodes and magnetism. be able to. Further, the thin film integrated circuit of the present invention can be appropriately used as a contact IC or a non-contact IC.

本発明の膜厚が非常に薄い薄膜集積回路により、情報取引又は情報管理を簡便、短時間に行うことができる。そして多種多様な情報を必要とする者に提供することができる。また更に商品容器にICラベルを搭載する場合であっても、非常に薄いためデザイン性を損ねることがない。   With the thin film integrated circuit of the present invention having a very small thickness, information transaction or information management can be performed easily and in a short time. And a wide variety of information can be provided to those who need it. Further, even when an IC label is mounted on a product container, the design is not impaired because it is extremely thin.

また本発明の薄膜集積回路は、無線タグに搭載されるシリコンウェハで作製されたICのように、クラックや研磨痕の原因となるバックグラインド処理を行う必要がない。また、薄膜の厚さのバラツキも、集積回路を構成する各膜の成膜時におけるばらつきに依存することになるので、大きくても数百nm程度であり、バックグラインド処理による数〜数十μmのばらつきと比べて飛躍的に小さく抑えることができる。   Further, the thin film integrated circuit of the present invention does not need to perform a back grinding process that causes cracks and polishing marks unlike an IC manufactured from a silicon wafer mounted on a wireless tag. Further, the variation in the thickness of the thin film also depends on the variation at the time of forming each of the films constituting the integrated circuit. Therefore, it is at most about several hundred nm, and several to several tens μm by the back grinding process. Can be dramatically reduced as compared to the variation in

以下に、本発明の実施の形態を図面に基づいて説明する。
但し、本発 明は多くの異なる態様で実施することが可能であり、本発明の趣旨及びその範囲から 逸脱することなくその形態及び詳細を様々に変更し得ることは当業者であれば容易に 理解される。従って、本実施の形態の記載内容に限定して解釈されるものではない。
なお、実施の形態を説明するための全図において、同一部分又は同様な機能を有する部分には同一の符号を付し、その繰り返しの説明は省略する。
An embodiment of the present invention will be described below with reference to the drawings.
However, the present invention can be implemented in many different modes, and it is easily understood by those skilled in the art that the mode and details can be variously changed without departing from the spirit and scope of the present invention. Understood. Therefore, the present invention should not be interpreted as being limited to the description in this embodiment mode.
Note that in all the drawings for describing the embodiments, the same portions or portions having similar functions are denoted by the same reference numerals, and description thereof will not be repeated.

(実施の形態1)
本実施の形態では、本発明の薄膜集積回路の作製方法であって、剥離及び転写を用いて作製する場合について説明する。
(Embodiment 1)
In this embodiment mode, a method for manufacturing a thin film integrated circuit of the present invention, which is manufactured using separation and transfer, will be described.

まず図1(A)に示すように第1の基板10上に、金属膜11を形成する。なお、第1の基板は後の剥離工程に耐えうる剛性を有していればよく、例えばガラス基板、石英基板、セラミック基板、シリコン基板、金属基板またはステンレス基板を用いることができる。金属膜としては、W、Ti、Ta、Mo、Nd、Ni、Co、Zr、Zn、Ru、Rh、Pd、Os、Irから選ばれた元素または前記元素を主成分とする合金材料若しくは化合物材料からなる単層、或いはこれらの積層を用いることができる。金属膜の作製方法として例えば、金属のターゲットを用いるスパッタリング法により形成すればよい。なお金属膜の膜厚は、10nm〜200nm、好ましくは50nm〜75nmとなるように形成すればよい。   First, a metal film 11 is formed on a first substrate 10 as shown in FIG. Note that the first substrate only needs to have rigidity enough to withstand a later peeling step, and for example, a glass substrate, a quartz substrate, a ceramic substrate, a silicon substrate, a metal substrate, or a stainless steel substrate can be used. As the metal film, an element selected from W, Ti, Ta, Mo, Nd, Ni, Co, Zr, Zn, Ru, Rh, Pd, Os, and Ir, or an alloy material or a compound material containing the above element as a main component , Or a laminate thereof. For example, a metal film may be formed by a sputtering method using a metal target. Note that the metal film may be formed to have a thickness of 10 nm to 200 nm, preferably 50 nm to 75 nm.

金属膜の代わりに、上記金属が窒化された膜(例えば、窒化タングステンや窒化モリブデン)を用いても構わない。また金属膜の代わりに上記金属の合金膜(例えば、WとMoとの合金:WxMo1-X)を用いてもよい。この場合、成膜室内に第1の金属(W)及び第2の金属(Mo)といった複数のターゲットを用いたり、第1の金属(W)と第2の金属(Mo)との合金のターゲットを用いたスパッタリング法により形成すればよい。また更に、金属膜に窒素や酸素を添加してもよい。添加する方法として例えば、金属膜に窒素や酸素をイオン注入したり、成膜室を窒素や酸素雰囲気としてスパッタリング法により形成したりすればよく、このときターゲットとして窒化金属を用いてもよい。 Instead of the metal film, a film in which the above metal is nitrided (for example, tungsten nitride or molybdenum nitride) may be used. Further, an alloy film of the above metal (for example, an alloy of W and Mo: W x Mo 1-x ) may be used instead of the metal film. In this case, a plurality of targets such as a first metal (W) and a second metal (Mo) are used in the deposition chamber, or a target of an alloy of the first metal (W) and the second metal (Mo) is used. May be formed by a sputtering method using Further, nitrogen or oxygen may be added to the metal film. As a method of adding, for example, nitrogen or oxygen may be ion-implanted into a metal film, or a film formation chamber may be formed by a sputtering method in a nitrogen or oxygen atmosphere. At this time, a metal nitride may be used as a target.

スパッタリング法を用いて金属膜を形成する場合、基板の周縁部の膜厚が不均一になるときがある。そのため、ドライエッチングによって周縁部の膜を除去することが好ましいが、その際、第1の基板がエッチングされないために、第1の基板10と金属膜11との間に窒化酸化珪素(SiONやSiNO)膜等の窒素を有する絶縁膜を100nm程度形成するとよい。   When a metal film is formed by a sputtering method, the thickness of a peripheral portion of a substrate may be uneven. For this reason, it is preferable to remove the film at the peripheral portion by dry etching. At this time, since the first substrate is not etched, silicon nitride oxide (SiON or SiNO) is provided between the first substrate 10 and the metal film 11. ) An insulating film containing nitrogen such as a film is preferably formed to a thickness of about 100 nm.

このように金属膜の形成方法を設定することにより、剥離工程を制御することができ、プロセスマージンが広がる。すなわち、例えば、金属の合金を用いた場合、合金の各金属の組成比を制御することにより、剥離工程を制御することができる。具体的には、剥離するための加熱温度の制御や、加熱処理の要否までも制御することができる。   By setting the method for forming the metal film in this manner, the peeling step can be controlled, and the process margin is widened. That is, for example, when a metal alloy is used, the peeling step can be controlled by controlling the composition ratio of each metal of the alloy. Specifically, it is possible to control the heating temperature for peeling and to control the necessity of heat treatment.

その後、金属膜11上に被剥離層12を形成する。この被剥離層は珪素を有する酸化膜と半導体膜を有し、非接触型ICの場合にはアンテナを有してもよい。金属膜や基板からの不純物やゴミの侵入を防ぐため、被剥離層12、特に半導体膜より下面に窒化珪素(SiN)膜、窒化酸化珪素(SiONやSiNO)膜等の窒素を有する絶縁膜を下地膜として設けると好ましい。   After that, the layer to be peeled 12 is formed on the metal film 11. The layer to be peeled has an oxide film containing silicon and a semiconductor film, and may have an antenna in the case of a non-contact IC. In order to prevent intrusion of impurities or dust from the metal film or the substrate, an insulating film containing nitrogen such as a silicon nitride (SiN) film or a silicon nitride oxide (SiON or SiNO) film is formed below the layer to be peeled 12, particularly the semiconductor film. It is preferable to provide it as a base film.

珪素を有する酸化膜は、スパッタリング法やCVD法により酸化シリコン、酸化窒化シリコン等を形成すればよい。なお珪素を有する酸化膜の膜厚は、金属膜の約2倍以上であることが望ましい。本実施の形態では、シリコンターゲットを用いたスパッタリング法により、酸化シリコン膜を150nm〜200nmの膜厚として形成する。   As the oxide film containing silicon, silicon oxide, silicon oxynitride, or the like may be formed by a sputtering method or a CVD method. Note that the thickness of the oxide film containing silicon is preferably about twice or more the thickness of the metal film. In this embodiment, the silicon oxide film is formed to a thickness of 150 nm to 200 nm by a sputtering method using a silicon target.

この珪素を有する酸化膜を形成するときに、金属膜上に当該金属を有する酸化物(金属酸化物)13が形成される。また金属酸化物は、硫酸、塩酸或いは硝酸を有する水溶液、硫酸、塩酸或いは硝酸と過酸化水素水とを混同させた水溶液又はオゾン水で処理することにより金属膜表面に形成される薄い金属酸化物を用いることもできる。更にその他の方法としては、酸素雰囲気中でのプラズマ処理や、酸素含有雰囲気中で紫外線照射することによりオゾンを発生させて酸化処理を行ってもよく、クリーンオーブンを用い200〜350℃程度に加熱して形成してもよい。   When the oxide film containing silicon is formed, an oxide (metal oxide) 13 containing the metal is formed on the metal film. The metal oxide is a thin metal oxide formed on the surface of the metal film by treating with an aqueous solution containing sulfuric acid, hydrochloric acid, or nitric acid, an aqueous solution in which sulfuric acid, hydrochloric acid, or nitric acid is mixed with hydrogen peroxide, or ozone water. Can also be used. As still another method, a plasma treatment in an oxygen atmosphere or an oxidation treatment may be performed by generating ozone by irradiating ultraviolet rays in an oxygen-containing atmosphere, and heating to about 200 to 350 ° C. using a clean oven. Alternatively, it may be formed.

金属酸化物の膜厚は、0.1nm〜1μm、好ましくは0.1nm〜100nm、更に好ましくは0.1nm〜5nmとなるように形成すればよい。   The metal oxide may be formed to have a thickness of 0.1 nm to 1 μm, preferably 0.1 nm to 100 nm, and more preferably 0.1 nm to 5 nm.

なお半導体膜と金属膜との間に設けられた珪素を有する酸化膜や下地膜等を合わせて絶縁膜と表記する。すなわち、金属膜と、金属酸化物と、絶縁膜と、半導体膜とが積層された状態、つまり絶縁膜の一方の面に半導体膜が設けられ、他方の面に金属酸化物及び金属膜が設けられる構造となっていればよい。   Note that an oxide film containing silicon, a base film, and the like provided between the semiconductor film and the metal film are collectively referred to as an insulating film. That is, a state in which a metal film, a metal oxide, an insulating film, and a semiconductor film are stacked, that is, a semiconductor film is provided on one surface of the insulating film, and a metal oxide and a metal film are provided on the other surface. What is necessary is just to be the structure which can be performed.

また半導体膜に所定の作製工程を施し、半導体素子、例えば薄膜トランジスタ(TFT)、有機TFT、薄膜ダイオード等を形成する。これらの半導体素子が薄膜集積回路のCPUやメモリ等を構成する。そして半導体素子を保護するために、半導体素子上にDLC或いは窒化炭素(CN)等の炭素を有する保護膜、又は窒化珪素(SiN)或いは窒化酸化珪素(SiNOやSiON)等の窒素を有する保護膜を設けると好ましい。炭素を有する保護膜と、窒素を有する保護膜を積層してもよい。   Further, a predetermined manufacturing process is performed on the semiconductor film to form a semiconductor element, for example, a thin film transistor (TFT), an organic TFT, a thin film diode, or the like. These semiconductor elements constitute a CPU, a memory, and the like of the thin film integrated circuit. Then, in order to protect the semiconductor element, a protective film containing carbon such as DLC or carbon nitride (CN) or a protective film containing nitrogen such as silicon nitride (SiN) or silicon nitride oxide (SiNO or SiON) on the semiconductor element. Is preferably provided. A protective film having carbon and a protective film having nitrogen may be stacked.

以上のような被剥離層12を形成後、具体的には金属酸化物形成後、金属酸化物を結晶化させうるように加熱処理を行う。例えば、金属膜にW(タングステン)を用いる場合、400℃以上で加熱処理を行うと、WO2又はWO3の金属酸化物が結晶状態となる。また被剥離層12が有する半導体膜を形成後に加熱を行うと、半導体膜の水素を拡散させることができる。この水素により金属酸化物の価数に変化が起こる場合が考えられる。このような加熱処理は、選択される金属膜により温度や要否を決定すればよい。すなわち剥離を容易に行うために、必要に応じて金属酸化物を結晶化しておけばよい。 After forming the layer 12 to be separated as described above, specifically, after forming the metal oxide, heat treatment is performed so that the metal oxide can be crystallized. For example, in the case where W (tungsten) is used for the metal film, when heat treatment is performed at 400 ° C. or higher, the metal oxide of WO 2 or WO 3 becomes a crystalline state. When heating is performed after the formation of the semiconductor film included in the layer to be separated 12, hydrogen in the semiconductor film can be diffused. It is considered that the valence of the metal oxide changes due to the hydrogen. In such a heat treatment, the temperature and necessity may be determined depending on the selected metal film. That is, the metal oxide may be crystallized as needed in order to easily perform the peeling.

更に加熱処理は、半導体素子の作製工程と兼用させて工程数を低減させることができる。例えば、結晶性半導体膜を形成する場合の加熱炉やレーザ照射を用いて加熱処理を行うことができる。   Further, the number of steps can be reduced by performing the heat treatment also as a manufacturing step of the semiconductor element. For example, heat treatment can be performed using a heating furnace or laser irradiation when a crystalline semiconductor film is formed.

次いで、図1(B)に示すように被剥離層12を第2の基板14を第1の接着剤15で貼り付ける。なお、第2の基板14は第1の基板10よりも剛性の高い基板を用いることが好ましい。第1の接着剤15としては剥離可能な接着剤、例えば紫外線により剥離する紫外線剥離型、熱による剥離する熱剥離型或いは水により剥離する水溶性の接着剤、又は両面テープ等を使用するとよい。   Next, as shown in FIG. 1B, the layer to be peeled 12 is attached to the second substrate 14 with the first adhesive 15. Note that it is preferable to use a substrate having higher rigidity than the first substrate 10 as the second substrate 14. As the first adhesive 15, it is preferable to use a peelable adhesive, for example, an ultraviolet peeling type that peels off by ultraviolet rays, a thermal peeling type that peels off by heat, a water-soluble adhesive that peels off by water, or a double-sided tape.

そして、金属膜11が設けられている第1の基板10を、物理的手段を用いて剥離する(図1(C))。図面は模式図であるため記載していないが、結晶化された金属酸化物の層内、又は金属酸化物の両面の境界(界面)、すなわち金属酸化物と金属膜との界面或いは金属酸化物と被剥離層との界面で剥がれる。こうして、被剥離層12を第1の基板10から剥離することができる。   Then, the first substrate 10 provided with the metal film 11 is separated using physical means (FIG. 1C). Although the drawing is a schematic diagram, it is not described, but in the crystallized metal oxide layer or at the boundary (interface) on both surfaces of the metal oxide, that is, the interface between the metal oxide and the metal film or the metal oxide. At the interface between the layer and the layer to be peeled. Thus, the layer to be separated 12 can be separated from the first substrate 10.

このとき剥離を容易に行うため、基板の一部を切断し、切断面における剥離界面、すなわち金属膜と金属酸化物との界面付近にカッター等で傷を付けるとよい。   At this time, in order to easily perform peeling, a part of the substrate may be cut, and a peeling interface on the cut surface, that is, a vicinity of an interface between the metal film and the metal oxide may be scratched with a cutter or the like.

次いで図1(D)に示すように、剥離した被剥離層12を、第2の接着剤16により転写体(移し替える先)となる第3の基板(例えばラベル)17に貼り付ける。第2の接着剤16としては紫外線硬化樹脂、具体的にはエポキシ樹脂系接着剤或いは樹脂添加剤等の接着剤又は両面テープ等を用いればよい。また第3の基板が接着性を有する場合は、第2の接着剤は要しない。   Next, as shown in FIG. 1D, the peeled layer 12 is affixed to a third substrate (for example, a label) 17 serving as a transfer body (a transfer destination) with a second adhesive 16. As the second adhesive 16, an ultraviolet curable resin, specifically, an adhesive such as an epoxy resin adhesive or a resin additive, a double-sided tape, or the like may be used. When the third substrate has adhesiveness, the second adhesive is not required.

第3の基板の材料としては、紙又はポリエチレンテレフタレート、ポリカーボネート、ポリアリレート或いはポリエーテルスルフォン等のプラスチック材料などのフレキシブル(可撓)性を有する基板(フィルム基板と表記する)用いることができる。またコーティング等により、フィルム基板表面の凹凸を低減させたり、硬性、耐性や安定性を高めておいてもよい。   As a material of the third substrate, a substrate having flexibility (flexibility) such as paper or a plastic material such as polyethylene terephthalate, polycarbonate, polyarylate, or polyethersulfone can be used. Further, by coating or the like, unevenness on the surface of the film substrate may be reduced, or hardness, resistance, and stability may be increased.

次いで、第1の接着剤15を除去し、第2の基板14を剥がす(図1(E))。具体的には、第1の接着剤を剥がすために紫外線照射を照射したり、加熱したり、水洗したりすればよい。   Next, the first adhesive 15 is removed, and the second substrate 14 is peeled off (FIG. 1E). Specifically, the first adhesive may be irradiated with ultraviolet rays, heated, or washed with water to remove the first adhesive.

なお第1の接着剤の除去と、第2の接着剤の硬化は一工程で行ってもよい。例えば、第1の接着剤と第2の接着剤とを、それぞれ熱剥離型樹脂と熱硬化型樹脂、又は紫外線剥離型樹脂と紫外線硬化型樹脂とを用いる場合、一度の加熱や紫外線照射により除去と硬化とを行うことができる。なお実施者が、第3の基板の透光性等を考慮して接着剤を選択すればよい。   Note that the removal of the first adhesive and the curing of the second adhesive may be performed in one step. For example, when using a heat-releasing resin and a thermosetting resin, or an ultraviolet-releasing resin and an ultraviolet-setting resin, respectively, the first adhesive and the second adhesive are removed by one heating or ultraviolet irradiation. And curing. Note that the practitioner may select the adhesive in consideration of the translucency of the third substrate and the like.

以上のようにして本発明の薄膜集積回路が完成する。その後、薄膜集積回路をカード、容器やラベル等の商品に貼り付け薄膜集積回路装置、つまり薄膜集積回路が搭載された商品が完成する。もちろん、薄膜集積回路がラベル間に狭持されるようなICラベルを形成して、商品に搭載(接着、付着)してもよい。なお、商品の表面は瓶の側面のように曲面であってもよい。   As described above, the thin film integrated circuit of the present invention is completed. Thereafter, the thin film integrated circuit is attached to a product such as a card, a container or a label, and a thin film integrated circuit device, that is, a product on which the thin film integrated circuit is mounted is completed. Of course, an IC label in which a thin film integrated circuit is sandwiched between labels may be formed and mounted (adhered or adhered) to a product. In addition, the surface of the product may be a curved surface such as a side surface of a bottle.

なお金属酸化物13は、薄膜集積回路において全て除去されている場合、又は一部或いは大部分が被剥離層下面に点在(残留)している場合がある。なお金属酸化物が残留している場合は、エッチング等により除去してもよい。更にこのとき、珪素を有する酸化膜を除去しても構わない。   Note that the metal oxide 13 may be completely removed from the thin film integrated circuit, or may be partially or mostly scattered (remaining) on the lower surface of the layer to be separated. If the metal oxide remains, it may be removed by etching or the like. Further, at this time, the oxide film containing silicon may be removed.

次に、図1とは異なる薄膜集積回路装置の作製方法であって、被剥離層を商品の表面に転写しICラベルを形成する例を、図2を用いて説明する。   Next, an example of a method for manufacturing a thin film integrated circuit device different from that in FIG. 1, in which an IC label is formed by transferring a layer to be peeled to the surface of a product will be described with reference to FIG.

図2(A)には、第1の基板を剥離し、第2の接着剤16を介してカードや容器等の商品18の表面に被剥離層12を転写する。   In FIG. 2A, the first substrate is separated, and the layer to be separated 12 is transferred to the surface of a product 18 such as a card or a container via the second adhesive 16.

次いで図2(B)に示すように、第2の基板14を剥離する。剥離の方法は図1を参照すればよい。   Next, as shown in FIG. 2B, the second substrate 14 is separated. FIG. 1 may be referred to for a method for peeling.

そして図2(C)に示すように、被剥離層を覆ってラベル17を接着してICラベル搭載の商品が完成する。ラベルは接着面を有しており、薄膜集積回路を覆って固定する。このとき、ICとラベルとの間に窒化酸化珪素(SiNOやSiON等)の窒素を有する絶縁膜、又はDLC(ダイヤモンドライクカーボン)やCN(窒化炭素)膜等の炭素を有する絶縁膜を設けるとよい。また窒素を有する絶縁膜と、炭素を有する絶縁膜とを積層してもよい。更に保護膜は商品全体を覆って設けると好ましい。   Then, as shown in FIG. 2C, the label 17 is adhered so as to cover the layer to be peeled, thereby completing a product having an IC label. The label has an adhesive surface and is fixed over the thin film integrated circuit. At this time, an insulating film containing nitrogen such as silicon nitride oxide (SiNO or SiON) or an insulating film containing carbon such as DLC (diamond-like carbon) or CN (carbon nitride) is provided between the IC and the label. Good. Alternatively, an insulating film containing nitrogen and an insulating film containing carbon may be stacked. Further, it is preferable that the protective film be provided so as to cover the entire product.

また以上のような方法を用いて、大型基板に複数の薄膜集積回路を多面取りすることによって、大量生産することができ、薄膜集積回路、つまり薄膜集積回路装置の低コスト化を図ることができる。   In addition, mass production can be performed by forming a plurality of thin film integrated circuits on a large-sized substrate by using the above method, and the cost of a thin film integrated circuit, that is, a thin film integrated circuit device can be reduced. .

なお本発明の薄膜集積回路は上述した転写や剥離によって作製する方法以外にも、ウェットエッチング、ドライエッチング、又はレーザ照射により第1の基板から被剥離層を剥離したり、第1の基板をエッチング除去した後、第3の基板へ転写してもよい。   Note that the thin film integrated circuit of the present invention can be formed by peeling a layer to be peeled off from a first substrate by wet etching, dry etching, or laser irradiation, After the removal, it may be transferred to a third substrate.

以上のような本発明の薄膜集積回路は、無線タグに使用されるシリコンウェハで作製されたICの膜厚が50μm程度であるのに対し、膜厚が250〜750nm、好ましくは500nm以下の薄膜の半導体膜を用いて形成するため非常に薄くなる。例えば、能動素子となる半導体膜と、ゲート絶縁膜と、ゲート電極と、層間絶縁膜と、一層の配線と、保護膜とからなる場合、1500〜3000nmといった飛躍的に薄い薄膜集積回路を形成することができる。その結果、本発明の薄膜集積回路はカードや容器等の商品へ貼り付けてもデザイン性を損ねることはない。   As described above, the thin film integrated circuit of the present invention has a thickness of about 250 to 750 nm, preferably 500 nm or less, while the thickness of an IC made of a silicon wafer used for a wireless tag is about 50 μm. It becomes very thin because it is formed by using the semiconductor film. For example, when a semiconductor film to be an active element, a gate insulating film, a gate electrode, an interlayer insulating film, a single-layer wiring, and a protective film are formed, a remarkably thin thin film integrated circuit of 1500 to 3000 nm is formed. be able to. As a result, the thin film integrated circuit of the present invention does not impair the design even if it is attached to a product such as a card or a container.

また本発明の薄膜集積回路は、シリコンウェハで作製されたICのように、クラックや研磨痕の原因となるバックグラインド処理を行う必要がない。また、薄膜の厚さのバラツキも、半導体膜等の成膜時におけるばらつきに依存することになるので、大きくても数百nm程度であり、バックグラインド処理による数〜数十μmのばらつきと比べて格段に小さく抑えることができる。   Further, the thin film integrated circuit of the present invention does not need to perform a back grinding process that causes cracks and polishing marks, unlike an IC manufactured using a silicon wafer. In addition, since the variation in the thickness of the thin film also depends on the variation at the time of forming the semiconductor film and the like, it is at most about several hundred nm, which is smaller than the variation of several to several tens μm due to the back grinding process. Can be significantly reduced.

(実施の形態2)
本実施の形態では、薄膜集積回路の構成及び非接触型ICの原理について説明する。なお非接触型の薄膜集積回路は、例えば容器の形状が曲面等を有するため、非接触で読み取ることができるICラベルとして採用される。
(Embodiment 2)
In this embodiment mode, a structure of a thin film integrated circuit and a principle of a non-contact type IC will be described. Note that a non-contact type thin film integrated circuit is employed as an IC label that can be read in a non-contact manner because, for example, the shape of a container has a curved surface or the like.

まず、図5に非接触型の薄膜集積回路の原理をブロック図で示す。非接触型の集積回路部50は、CPU51と、メモリ52と、I/Oポート53と、コプロセッサ54を有し、パス55を介してデータ交換を行っている。更にICはRF(無線)インタフェース56と、非接触インタフェース57とを有している。そして、読み取り手段であるリーダ/ライタ60は、非接触インタフェース61と、インタフェース回路62とを有し、ICをリーダ/ライタへかざし、各非接触インタフェース間で電波等により情報伝達・交換が行われる。そしてリーダ/ライタの、インタフェース回路によりホストコンピュータと情報伝達・交換をしている。もちろんホストコンピュータがリーダ/ライタ手段を有していても構わない。   First, FIG. 5 is a block diagram showing the principle of a non-contact type thin film integrated circuit. The non-contact type integrated circuit unit 50 includes a CPU 51, a memory 52, an I / O port 53, and a coprocessor 54, and exchanges data via a path 55. Further, the IC has an RF (wireless) interface 56 and a non-contact interface 57. The reader / writer 60, which is a reading unit, has a non-contact interface 61 and an interface circuit 62, holds an IC over the reader / writer, and performs information transmission / exchange between the non-contact interfaces by radio waves or the like. . The reader / writer exchanges information with the host computer through an interface circuit. Of course, the host computer may have the reader / writer means.

メモリにはPROM、EPROM 又はEEPROMが利用される。PROMやEPROMの場合はカードを発行する時以外は書込みができないが、EEPROMは書き換えが可能である。これらメモリは、用途に応じて選択すればよい。   PROM, EPROM or EEPROM is used for the memory. In the case of PROM or EPROM, writing is not possible except when a card is issued, but EEPROM is rewritable. These memories may be selected according to the application.

非接触型のICの特徴は、コイル状に巻かれたアンテナの電磁誘導作用(電磁誘導方式)、相互誘導作用(電磁結合方式)又は静電気による誘導作用(静電結合方式)により電力が供給される点である。また、このアンテナの巻き数を制御することにより、受信する周波数の高さを選ぶことができる。   The feature of the non-contact type IC is that power is supplied by electromagnetic induction (electromagnetic induction), mutual induction (electromagnetic coupling) or static induction (electrostatic coupling) of a coiled antenna. It is a point. Further, by controlling the number of turns of the antenna, the height of the frequency to be received can be selected.

そして図3には、非接触型の薄膜集積回路の具体的な構成の上面図を示す。アンテナ31と、電流回路32と、上述したCPU33やメモリ34等を含む集積回路部35を有し、アンテナは電流回路を介してICに接続されている。電流回路32は、例えばダイオードと、容量とを有する構成であればよく、アンテナが受信する交流周波を直流に変換する機能を有する。   FIG. 3 is a top view of a specific configuration of a non-contact type thin film integrated circuit. An antenna 31, a current circuit 32, and an integrated circuit unit 35 including the CPU 33 and the memory 34 described above are connected, and the antenna is connected to the IC via the current circuit. The current circuit 32 only needs to have a configuration including, for example, a diode and a capacitor, and has a function of converting an AC frequency received by the antenna into a DC.

次いで図3のa−a’における断面図である図4を参照しながら、ICラベルの具体的な作製方法について説明する。なお図4では、図6(C)のようにラベル間に薄膜集積回路を狭持する場合で説明する。   Next, a specific method of manufacturing an IC label will be described with reference to FIG. 4 which is a cross-sectional view taken along a line a-a ′ in FIG. Note that FIG. 4 illustrates a case where a thin film integrated circuit is held between labels as illustrated in FIG.

図4(A)は、第1のラベル40上に接着剤41を介して、金属酸化物42、珪素を有する酸化膜43、窒素を有する絶縁膜を含む下地膜44、不純物領域を有する半導体膜、ゲート絶縁膜を介してゲート電極、ゲート電極を覆って第1の層間絶縁膜46、第2の層間絶縁膜47、不純物領域に接続された配線、配線と同一層(同一レイヤ)にアンテナ49、配線及びアンテナを覆って保護膜49、保護膜を介して第2のラベル50が設けられる構成を示す。なお接触型薄膜集積回路の場合は、アンテナを設けない構成とすればよい。   FIG. 4A shows a metal oxide 42, an oxide film 43 containing silicon, a base film 44 containing an insulating film containing nitrogen, and a semiconductor film having an impurity region on a first label 40 via an adhesive 41. A gate electrode via the gate insulating film, a first interlayer insulating film 46 covering the gate electrode, a second interlayer insulating film 47, wiring connected to the impurity region, and an antenna 49 on the same layer (same layer) as the wiring. , A structure in which a second label 50 is provided over the wiring and the antenna with a protective film 49 interposed therebetween. Note that in the case of a contact-type thin film integrated circuit, a structure without an antenna may be employed.

半導体膜、不純物領域、ゲート電極等は公知の方法で作製すればよく、例えば下地膜はSiNOとSiONとの積層構造、配線はアルミニウム(Al)、チタン(Ti)、モリブデン(Mo)、タングステン(W)もしくはシリコン(Si)から選ばれる金属膜の単層又は積層構造(例えば、Ti/Al−Si/Ti)、ゲート電極はタンタル(Ta)、タングステン(W)、チタン(Ti)、モリブデン(Mo)、アルミニウム(Al)、銅(Cu)から選ばれた元素の単層又は積層(例えば、W/TaN)構造を有し、半導体膜はシリコン、又はシリコンゲルマを有する材料、第1の層間絶縁膜は窒素を有する絶縁膜(パッシベーション膜)、第2の層間絶縁膜は無機材料又は有機材料、から形成すればよい。   The semiconductor film, the impurity region, the gate electrode, and the like may be manufactured by a known method. For example, the base film is a stacked structure of SiNO and SiON, and the wiring is aluminum (Al), titanium (Ti), molybdenum (Mo), tungsten ( W) or a single layer or a laminated structure of a metal film selected from silicon (Si) (for example, Ti / Al-Si / Ti), and the gate electrode is tantalum (Ta), tungsten (W), titanium (Ti), molybdenum ( Mo), a single layer or a laminated (for example, W / TaN) structure of an element selected from aluminum (Al) and copper (Cu), and the semiconductor film is a material having silicon or silicon germanium; The insulating film may be formed using an insulating film containing nitrogen (passivation film), and the second interlayer insulating film may be formed using an inorganic material or an organic material.

保護膜は、接着性を高めるために、平坦性を有する有機樹脂膜を用いるとよい。更に半導体膜への不純物を防止するために窒化珪素(SiN)膜或いは窒化酸化珪素(SiNOやSiON)膜等の窒素を有する絶縁膜、又はDLCやCN等の炭素を有する絶縁膜、それらが積層された絶縁膜を形成するとよい。   As the protective film, an organic resin film having flatness may be used in order to increase adhesiveness. Further, an insulating film containing nitrogen such as a silicon nitride (SiN) film or a silicon nitride oxide (SiNO or SiON) film, or an insulating film containing carbon such as DLC or CN for preventing impurities in the semiconductor film is stacked. It is preferable to form an insulating film.

つまり図4(A)に示す構成の特徴は、アンテナが配線と同一のレイヤで形成することである。アンテナの作製条件は適宜設定すればよく、例えば、配線材料を用いて配線と同時に所定形状にエッチングしたり、インクジェット法や印刷法により導電ペースト(具体的には銀ペースト)を用いて形成したり、第2の層間絶縁膜に凹部を形成しアンテナ材料を流し込み、エッチバックによりパターニングして形成すればよい。   That is, a feature of the structure illustrated in FIG. 4A is that an antenna is formed in the same layer as a wiring. The manufacturing conditions of the antenna may be set as appropriate. For example, the antenna is etched into a predetermined shape at the same time as wiring using a wiring material, or formed using a conductive paste (specifically, a silver paste) by an inkjet method or a printing method. A recess may be formed in the second interlayer insulating film, an antenna material may be poured, and patterning may be performed by etch-back.

図4(B)は(A)と異なり、アンテナ48をゲート電極と同一のレイヤに形成する例を示す。すなわち、ゲート材料を用いてゲート電極と同時に所定な形状にエッチングしたり、インクジェット法や印刷法により導電ペースト(具体的には銀ペースト)を用いて形成したり、第1の層間絶縁膜やゲート絶縁膜に凹部を形成しアンテナ材料を流し込んで形成する。なお接触型ICの場合はアンテナを設けない構成とすればよい。   FIG. 4B illustrates an example in which the antenna 48 is formed in the same layer as the gate electrode, which is different from FIG. That is, the gate electrode is etched into a predetermined shape at the same time as the gate electrode using a gate material, formed using a conductive paste (specifically, silver paste) by an inkjet method or a printing method, or formed using a first interlayer insulating film or a gate. A concave portion is formed in the insulating film, and an antenna material is poured into the insulating film. In the case of a contact type IC, a structure without an antenna may be employed.

図4(C)は、(A)及び(B)と異なり、アンテナとIC部分とを別に形成する例を示す。CPUやメモリを有するICを所定の位置に転写し、アンテナ48をインクジェット法や印刷法により導電ペースト(具体的には銀ペースト)を用いて形成する。そして導電ペースト上を保護膜49で覆う。もちろん保護膜49とは異なる保護膜を用いても構わない。このとき、アンテナと集積回路部との配置は適宜設定すればよい。なお接触型ICの場合はアンテナを設けない構成とすればよい。   FIG. 4C illustrates an example in which an antenna and an IC portion are formed separately, different from FIGS. An IC having a CPU and a memory is transferred to a predetermined position, and the antenna 48 is formed using a conductive paste (specifically, a silver paste) by an inkjet method or a printing method. Then, the conductive paste is covered with a protective film 49. Of course, a protective film different from the protective film 49 may be used. At this time, the arrangement of the antenna and the integrated circuit portion may be set as appropriate. In the case of a contact type IC, a structure without an antenna may be employed.

なお図4において、ラベルに薄膜集積回路を転写したのち接着剤でカードや容器等の商品に固定する場合はラベル50が商品となり、薄膜集積回路を商品へ直接的に転写する場合はラベル40が商品となる。   In FIG. 4, the label 50 becomes a product when the thin film integrated circuit is transferred to the label and then fixed to a product such as a card or a container with an adhesive, and when the thin film integrated circuit is directly transferred to the product, the label 40 becomes the product. Become a product.

更に図10には、薄膜集積回路を曲面に搭載する場合、つまり薄膜集積回路に応力を加えて変形させるときにおける、薄膜トランジスタ等の半導体素子への応力破壊を防止する構成例を示す。なお、図10は容器やカード等の商品100に搭載される薄膜集積回路であって、CPU33とメモリ34周辺を示す。また図4(A)〜(C)に記載のいずれかに記載の構成を有する非接触型及び接触型のいずれの薄膜集積回路にも適応できる。   Further, FIG. 10 shows a configuration example in which a semiconductor element such as a thin film transistor is prevented from being damaged by stress when the thin film integrated circuit is mounted on a curved surface, that is, when the thin film integrated circuit is deformed by applying stress. FIG. 10 shows a thin film integrated circuit mounted on a product 100 such as a container or a card, and shows the periphery of a CPU 33 and a memory 34. Further, the present invention can be applied to any of the non-contact type and contact type thin film integrated circuits having the configuration described in any of FIGS. 4 (A) to 4 (C).

まず図10(A)に示すように、薄膜トランジスタの第1の層間絶縁膜まで形成する。その後、半導体膜上にマスクを配置し、半導体膜が設けられていない領域において、第1の層間絶縁膜、ゲート絶縁膜及び下地膜をエッチング除去し、開口部を形成する。エッチングは所定の選択比が取れる方法を用いればよく、例えばドライエッチングを用いればよい。   First, as shown in FIG. 10A, a structure up to a first interlayer insulating film of a thin film transistor is formed. After that, a mask is arranged over the semiconductor film, and in a region where the semiconductor film is not provided, the first interlayer insulating film, the gate insulating film, and the base film are removed by etching to form an opening. Etching may be performed by a method that can obtain a predetermined selectivity, for example, dry etching may be used.

次いで開口部を覆うように、無機材料と比較して弾性の高いポリイミド等の有機材料を有する第2の層間絶縁膜47を形成する。すると、半導体膜の周囲(縁、エッジ)までが、第2の層間絶縁膜で囲まれる状態となる。その結果、変形時の応力は、有機材料を有する第2の層間絶縁膜に集中し、主に第2の層間絶縁膜が変形するので、薄膜トランジスタへかかる応力が低減される。また変形が生じる場合に、最も応力が負荷される箇所(エッジ、角)が、半導体膜のエッジではなく下地膜のエッジとなるため、半導体膜のエッジや界面で生じる応力集中を抑えることができる。   Next, a second interlayer insulating film 47 including an organic material such as polyimide which is higher in elasticity than an inorganic material is formed so as to cover the opening. Then, the periphery (edge, edge) of the semiconductor film is surrounded by the second interlayer insulating film. As a result, the stress at the time of deformation concentrates on the second interlayer insulating film having an organic material, and mainly the second interlayer insulating film is deformed, so that the stress applied to the thin film transistor is reduced. Further, when deformation occurs, a portion (edge, corner) to which the most stress is applied is not an edge of the semiconductor film but an edge of the base film, so that stress concentration at the edge or interface of the semiconductor film can be suppressed. .

すなわち本構成は、半導体膜のエッジ以外を、最も応力が負荷される箇所となるように開口部を形成すればよく、下地膜のエッジへ応力集中を付加させる構成に限定されるものではない。例えば、積層される第1及び第2の下地膜を設ける場合、第1の下地膜までに開口部を形成することにより、半導体膜への応力緩和を施してもよい。   That is, in this configuration, the opening may be formed so as to be a portion where the stress is most applied, except for the edge of the semiconductor film, and is not limited to the configuration in which the stress concentration is added to the edge of the base film. For example, in the case where the first and second base films to be stacked are provided, an opening may be formed up to the first base film to relax the stress on the semiconductor film.

このように薄膜トランジスタごとに開口部を形成し分離すると、応力を分散する箇所が多数設けられるため、曲面のカーブが急な場合、つまり曲率半径の小さい場合であっても半導体素子を破壊することなく、薄膜集積回路を搭載することができる。   When an opening is formed and separated for each thin film transistor in this manner, a large number of locations for dispersing stress are provided, so that the semiconductor element is not broken even when the curve of the curved surface is steep, that is, even when the radius of curvature is small. , A thin film integrated circuit can be mounted.

また配線は、展性、延性に富む金属材料を有するように形成し、更に好ましくは膜厚を厚くして変形による応力に耐えるようにするとよい。   Further, the wiring is preferably formed so as to have a metal material having excellent malleability and ductility, and more preferably, the wiring is made thick to withstand stress due to deformation.

なお図10(A)では、薄膜トランジスタごとに開口部を形成する例を説明したが、回路ブロックごと、つまりCPUやメモリごとに開口部を形成し分離してもよい。回路ブロックごとに分離する場合、薄膜トランジスタごとに分離する場合と比較して開口部の作製工程が容易であり、薄膜トランジスタ間に開口部を設けないため、隣り合う薄膜トランジスタ間の距離が小さくなり集積度が向上する。   Note that FIG. 10A illustrates an example in which an opening is formed for each thin film transistor; however, an opening may be formed and separated for each circuit block, that is, for each CPU or memory. In the case where separation is performed for each circuit block, the manufacturing process of an opening is easier than in the case where separation is performed for each thin film transistor. Since an opening is not provided between thin film transistors, the distance between adjacent thin film transistors is reduced and the degree of integration is reduced. improves.

次に、回路ブロックごとに分離し、複数の層間絶縁膜を積層しながら配線を設ける例を示す。例えば図10(B)に示すように、複数の第2の層間絶縁膜47(a)と47(b)と、ソース・ドレイン電極とソース線やドレイン線とを接続する配線とを積層して設ける。この場合、第2の層間絶縁膜47(a)及び47(b)に有機材料を用いるとよく、少なくとも最上の第2の層間絶縁膜47(b)に有機材料を用い、開口部に有機材料が充填されていればよい。最上の第2の層間絶縁膜のみに有機材料を使用すると、薄膜トランジスタへの加熱処理が終了してから形成することができるため、耐熱性の低めのアクリル等を採用でき、有機材料の選択肢が広がる。   Next, an example will be described in which wiring is provided while separating a plurality of interlayer insulating films while separating each circuit block. For example, as shown in FIG. 10B, a plurality of second interlayer insulating films 47 (a) and 47 (b), a wiring for connecting a source / drain electrode and a source line or a drain line are stacked. Provide. In this case, an organic material is preferably used for the second interlayer insulating films 47 (a) and 47 (b), and an organic material is used for at least the uppermost second interlayer insulating film 47 (b), and an organic material is used for the opening. Should just be filled. If an organic material is used only for the uppermost second interlayer insulating film, the thin film transistor can be formed after the heat treatment is completed, so that a lower heat-resistant acrylic or the like can be used, and the choice of the organic material is expanded. .

次いで回路ブロックごとに分離し、薄膜トランジスタを積層した構造を有する薄膜集積回路を示す。積層構造は、図1又は図2に示す方法により薄膜トランジスタが形成された状態で剥離及び転写を行って作製すればよい。本発明の薄膜集積回路は非常に膜厚が薄いため、積層しても構わない。   Next, a thin film integrated circuit having a structure in which thin film transistors are stacked and separated into circuit blocks is described. The stacked structure may be manufactured by peeling and transferring in a state where the thin film transistor is formed by the method shown in FIG. 1 or FIG. Since the thin film integrated circuit of the present invention has a very small thickness, it may be stacked.

例えば図10(C)に示すような積層構造の薄膜集積回路の場合、各薄膜トランジスタにおける第2の層間絶縁膜47は、すべて弾性の高い有機材料を有するように形成する。例えば、図10(B)に示す構成において、各薄膜トランジスタにおける第2の層間絶縁膜に有機材料を使用し、薄膜トランジスタ間を接続する配線層の層間絶縁膜にも有機材料を使用するとよい。   For example, in the case of a thin film integrated circuit having a stacked structure as illustrated in FIG. 10C, the second interlayer insulating film 47 in each thin film transistor is formed to have a highly elastic organic material. For example, in the structure illustrated in FIG. 10B, an organic material is preferably used for a second interlayer insulating film in each thin film transistor, and an organic material is preferably used for an interlayer insulating film of a wiring layer connecting between thin film transistors.

図10に示すように開口部を形成し、開口部に応力を緩和する弾性の高い有機材料を有する第2の層間絶縁間を設けるとよい。   As shown in FIG. 10, an opening may be formed, and a second interlayer insulating layer having a highly elastic organic material for relaxing stress may be provided in the opening.

以上のような本発明の非接触型の薄膜集積回路はカードリーダ/ライタとの距離が〜2mmである遠隔型、〜70cmである近傍型、〜10cmである近接型、数cmである密着型とすることができる。また生産、製造現場での作業を考えると近傍型から密着型が好ましい。   As described above, the non-contact type thin film integrated circuit of the present invention is a remote type having a distance of up to 2 mm from a card reader / writer, a proximity type having a distance of up to 70 cm, a proximity type having a distance of up to 10 cm, and a contact type having a distance of several cm. It can be. Considering work at the production and manufacturing sites, the proximity type to the close contact type are preferred.

周波数は、遠隔型ではマイクロ波、近傍型及び近接型では13.56MHz、密着型では4.91MHzが一般的に使用されているが、周波数を高め波長を短くすることによりアンテナの巻き数を小さくできる。   The frequency is generally microwave for the remote type, 13.56 MHz for the proximity type and the proximity type, and 4.91 MHz for the contact type, but the number of turns of the antenna is reduced by increasing the frequency and shortening the wavelength. it can.

また非接触型薄膜集積回路は接触型薄膜集積回路と比較すると、リーダ/ライタに接触せず、非接触で電源供給及び情報通信を行うため、破損せず、高い耐久性を有し、静電気等によるエラーの心配がない。更にはリーダ/ライタ自体の構成は複雑にならならず、薄膜集積回路をリーダ/ライタにかざせばよいので、取り扱いが容易である。   In addition, non-contact type thin film integrated circuits do not contact a reader / writer and supply power and communicate information in a non-contact manner compared to contact type thin film integrated circuits, so they are not damaged, have high durability, static electricity, etc. There is no need to worry about errors. Further, the configuration of the reader / writer itself does not become complicated, and the thin film integrated circuit may be held over the reader / writer, so that the handling is easy.

以上のように形成される非接触型又は接触型の薄膜集積回路は非常に薄いため、カードや容器等の商品に薄膜集積回路を搭載してもデザイン性を損ねることがない。更に非接触型薄膜集積回路の場合、アンテナをICとを一体形成でき、曲面を有する商品に直接転写することが容易になる。   Since the non-contact type or contact type thin film integrated circuit formed as described above is extremely thin, even if the thin film integrated circuit is mounted on a product such as a card or a container, the design is not spoiled. Furthermore, in the case of a non-contact type thin film integrated circuit, the antenna can be integrally formed with the IC, and it is easy to directly transfer the antenna to a product having a curved surface.

(実施の形態3)
本実施の形態では、ICラベル搭載の商品において、情報を読み取る方法について説明する。なお本実施の形態では、ICラベルは非接触型である場合で説明する。
(Embodiment 3)
In this embodiment, a method of reading information from a product equipped with an IC label will be described. In this embodiment, a case where the IC label is a non-contact type will be described.

図7(A)に示すようなリーダ/ライタ本体70のセンサー部71に、薄膜集積回路72が搭載された商品をかざす。そして表示部73には、商品の原材料や原産地、生産(製造)工程ごとの検査結果や流通過程の履歴等が表示され、更に商品の説明等の商品に関する情報を表示させる。もちろんリーダ/ライタに表示部を必ず設ける必要はなく、別に設けられてもよい。このようなリーダ/ライタは商品が陳列されている棚に設置しておけばよい。   A product on which a thin film integrated circuit 72 is mounted is held over a sensor unit 71 of a reader / writer body 70 as shown in FIG. The display unit 73 displays the raw materials and the place of origin of the product, the inspection results for each production (manufacturing) process, the history of the distribution process, and the like, and further displays information on the product such as a description of the product. Of course, it is not always necessary to provide the display unit in the reader / writer, and it may be provided separately. Such a reader / writer may be installed on a shelf on which products are displayed.

また図7(B)に示すように、個人が所有する携帯情報端末、例えば携帯電話機本体80に、リーダ機能を搭載させ、本体の一部に設けられたセンサー部81に薄膜集積回路82が搭載された商品をかざし、表示部83に情報を表示させる。すると同様に、商品に関する情報が表示される。もちろんリーダ/ライタとなる携帯情報端末に表示部を必ず設ける必要はなく、別に設けられてもよい。   Further, as shown in FIG. 7B, a portable information terminal owned by an individual, for example, a mobile phone main body 80 has a reader function mounted thereon, and a thin film integrated circuit 82 is mounted on a sensor section 81 provided in a part of the main body. The displayed product is held up and information is displayed on the display unit 83. Then, similarly, information on the product is displayed. Of course, it is not always necessary to provide a display unit in a portable information terminal serving as a reader / writer, and it may be provided separately.

また図7(C)に示すように、個人が所有する携帯可能なリーダ本体90のセンサー部91を薄膜集積回路92が搭載された商品にかざし、表示部93に情報を掲載させる。すると同様に、商品に関する情報が表示される。もちろんリーダ/ライタに表示部を必ず設ける必要はなく、別に設けられてもよい。   Further, as shown in FIG. 7C, the sensor unit 91 of the portable reader main body 90 owned by the individual is held over a product on which the thin film integrated circuit 92 is mounted, and information is displayed on the display unit 93. Then, similarly, information on the product is displayed. Of course, it is not always necessary to provide the display unit in the reader / writer, and it may be provided separately.

本実施の形態では非接触型のリーダ/ライタについて説明したが、接触型であっても表示部に情報を表示させればよい。また非接触型又は接触型の薄膜集積回路が搭載される商品自体に表示部を設け、情報を表示させても構わない。   Although the non-contact type reader / writer has been described in the present embodiment, information may be displayed on the display unit even if the type is a contact type. Alternatively, a display unit may be provided on the product itself on which the non-contact type or contact type thin film integrated circuit is mounted to display information.

このように、無線タグ等により提供される情報と比べて、消費者は商品に関する豊富な情報を自由に入手することができる。もちろん、薄膜集積回路により商品管理を素早く正確に行うことができる。   In this way, the consumer can freely obtain a wealth of information on the product as compared with the information provided by the wireless tag or the like. Of course, the product management can be performed quickly and accurately by the thin film integrated circuit.

(実施の形態4)
本実施の形態では、ICラベルを搭載した商品の管理方法及び情報や商品の流れについて説明する。なお本実施の形態では、ICラベルは非接触型である場合で説明する。
(Embodiment 4)
In the present embodiment, a method for managing a product equipped with an IC label and a flow of information and a product will be described. In this embodiment, a case where the IC label is a non-contact type will be described.

図8に示すように、製造者からの商品出荷前又は販売者による商品陳列前に商品管理に必要な情報をホストコンピュータに入力する。例えば、ICラベル204が搭載された複数の商品200が梱包された段ボールを、ベルトコンベアのような搬送手段201を用いてリーダ/ライタ203にくぐらせ、コンピュータへ商品に関する情報を入力させる。このとき、コンピュータに直接リーダ/ライタを接続しておくこともできる。もちろんリーダ/ライタによる情報の入力は、段ボールごとでなく、一つ一つの商品に対して行ってもよい。   As shown in FIG. 8, information necessary for merchandise management is input to the host computer before the merchandise is shipped from the manufacturer or before the merchandise is displayed. For example, a cardboard packed with a plurality of products 200 on which an IC label 204 is mounted is passed through a reader / writer 203 by using a conveying means 201 such as a belt conveyor, and information on the products is input to a computer. At this time, a reader / writer can be directly connected to the computer. Of course, the information input by the reader / writer may be performed not for each cardboard but for each product.

薄膜集積回路に記録される多量の商品に関する情報は即座にコンピュータ202へ入力することができる。そしてコンピュータは、商品に関する情報を処理する機能を有するソフトを備えている。もちろんハードで情報処理を行ってもよい。その結果、従来のようにバーコードを一つずつ読み取る作業と比較して、情報処理に費やす時間、労力やミスが低減され、商品管理への負担が軽減される。   Information about a large number of products recorded on the thin film integrated circuit can be immediately input to the computer 202. The computer is provided with software having a function of processing information on the product. Of course, information processing may be performed by hardware. As a result, as compared with the conventional operation of reading bar codes one by one, the time, labor, and mistakes spent on information processing are reduced, and the burden on product management is reduced.

また、生産(製造)者、販売者、及び消費者間の情報や商品の流れを図9に示す。生産(製造)者は販売者又は消費者に薄膜集積回路搭載の商品を提供する。そして販売者は、例えば消費者の精算時に料金情報、商品の売れ個数や購入時間等の販売情報を生産(製造)者に提供することができる。一方消費者は、個人情報等の購入情報を提供することができる。例えば薄膜集積回路搭載のクレジットカート、又は個人のリーダ等により購入情報を販売者や生産(製造)者へネットを介して提供できる。   FIG. 9 shows the flow of information and products among producers (manufacturers), sellers, and consumers. Producers (manufacturers) provide merchants or consumers with products equipped with thin-film integrated circuits. Then, the seller can provide the producer (manufacturer) with, for example, price information and sales information such as the number of sold products and the purchase time at the time of settlement of the consumer. On the other hand, consumers can provide purchase information such as personal information. For example, purchase information can be provided to a seller or a producer (manufacturer) via a net by a credit cart equipped with a thin film integrated circuit, a personal reader, or the like.

また販売者は薄膜集積回路により、消費者に商品情報の提供し、販売者は消費者から購入情報を得ることができる。このような販売情報や購入情報等は、貴重な情報であり、今後の販売戦略に役立つ。   In addition, the seller can provide the consumer with product information by using the thin film integrated circuit, and the seller can obtain purchase information from the consumer. Such sales information and purchase information are valuable information and are useful for future sales strategies.

各種情報を提供する手段としては、薄膜集積回路から販売者や消費者の有するリーダが読み取った情報をコンピュータやネットワークを介して、その情報を生産(製造)者、販売者又は消費者に開示する方法がある。   As means for providing various information, information read by a reader of a seller or a consumer from a thin film integrated circuit is disclosed to a producer (manufacturer), a seller, or a consumer via a computer or a network. There is a way.

以上のような、多種多様な情報が薄膜集積回路を介して必要な者へ提供することができ、本発明の薄膜集積回路は商品取引又は商品管理上でも有用である。   As described above, various kinds of information can be provided to necessary persons through the thin film integrated circuit, and the thin film integrated circuit of the present invention is useful in merchandise transactions or merchandise management.

本発明の薄膜集積回路の作製方法を示す図。3A to 3C illustrate a method for manufacturing a thin film integrated circuit of the present invention. 本発明の薄膜集積回路の作製方法を示す図。3A to 3C illustrate a method for manufacturing a thin film integrated circuit of the present invention. 本発明の薄膜集積回路の詳細を示す図。FIG. 3 is a diagram showing details of a thin film integrated circuit of the present invention. 本発明の薄膜集積回路の詳細を示す図。FIG. 3 is a diagram showing details of a thin film integrated circuit of the present invention. 本発明の非接触型薄膜集積回路の原理を示す図。FIG. 1 is a diagram showing the principle of a non-contact type thin film integrated circuit of the present invention. 本発明の薄膜集積回路が搭載された商品を示す図。The figure which shows the goods in which the thin film integrated circuit of this invention is mounted. 本発明の非接触型薄膜集積回路のリーダ/ライタを示す図。FIG. 1 is a diagram showing a reader / writer of a non-contact type thin film integrated circuit of the present invention. 本発明のICラベル搭載の商品をリーディングする図。FIG. 4 is a diagram for leading a product equipped with an IC label according to the present invention. 生産(製造)者、販売者、消費者との関係を示す図。The figure which shows the relationship with a producer (manufacturer), a seller, and a consumer. 本発明の薄膜集積回路の作製方法を示す図。3A to 3C illustrate a method for manufacturing a thin film integrated circuit of the present invention.

Claims (39)

絶縁膜上に設けられた、互いに分離した複数の半導体膜を能動領域として有する薄膜集積回路を含むことを特徴とする薄膜集積回路装置。 A thin-film integrated circuit device including a thin-film integrated circuit provided on an insulating film and having a plurality of semiconductor films separated from each other as an active region. 絶縁膜の一方の面に設けられた、互いに分離した複数の半導体膜を能動領域として有する薄膜集積回路と、
前記絶縁膜の他方の面に設けられた金属酸化物と、
を含むことを特徴とする薄膜集積回路装置。
A thin film integrated circuit provided on one surface of the insulating film and having a plurality of semiconductor films separated from each other as an active region;
A metal oxide provided on the other surface of the insulating film;
And a thin film integrated circuit device.
絶縁膜の一方の面に設けられた、互いに分離した複数の半導体膜をチャネル形成領域として含む薄膜トランジスタを有する薄膜集積回路と、
前記絶縁膜の他方の面に設けられた金属酸化物と、
を含むことを特徴とする薄膜集積回路装置。
A thin film integrated circuit including a thin film transistor provided on one surface of the insulating film and including a plurality of semiconductor films separated from each other as a channel formation region;
A metal oxide provided on the other surface of the insulating film;
And a thin film integrated circuit device.
請求項2又は3において、前記金属酸化物はWO2又はWO3であることを特徴とする薄膜集積回路装置。 According to claim 2 or 3, the thin film integrated circuit device, wherein the metal oxide is WO 2 or WO 3. 請求項2又は3において、前記金属酸化物はW、Ti、Ta、Mo、Nd、Ni、Co、Zr、Zn、Ru、Rh、Pd、Os、Irから選ばれた元素、前記金属を主成分とする合金、又は前記金属の化合物の酸化物であることを特徴とする薄膜集積回路装置。 The metal oxide according to claim 2 or 3, wherein the metal oxide is an element selected from W, Ti, Ta, Mo, Nd, Ni, Co, Zr, Zn, Ru, Rh, Pd, Os, and Ir, and the metal is a main component. Or an oxide of a compound of the metal. 絶縁膜上に設けられた、互いに分離した複数の半導体膜を能動領域として有する薄膜集積回路を含み、
一方の面は容器に付着する手段を有することを特徴とするICラベル。
Including a thin film integrated circuit provided on an insulating film, having a plurality of semiconductor films separated from each other as an active region,
An IC label having a means for attaching to one side of the container.
絶縁膜上に設けられた、互いに分離した複数の半導体膜を能動領域として有する薄膜集積回路を含み、
一方の面は容器に付着する手段を有し、他方の面は文字、記号又は図形が印刷可能な面を有することを特徴とするICラベル。
Including a thin film integrated circuit provided on an insulating film, having a plurality of semiconductor films separated from each other as an active region,
An IC label characterized in that one surface has a means for attaching to a container and the other surface has a surface on which characters, symbols or figures can be printed.
請求項6又は7において、前記ICラベルは非接触型であることを特徴とするICラベル。 The IC label according to claim 6, wherein the IC label is a non-contact type. 容器に接着される非接触型の薄膜集積回路を有するICラベルであって、
前記薄膜集積回路は能動領域として、絶縁膜上に設けられた互いに分離した複数の半導体膜と、前記半導体膜上に設けられるゲート電極と、を有し、
前記ゲート電極と同一層にアンテナを有することを特徴とするICラベル。
An IC label having a non-contact type thin film integrated circuit adhered to a container,
The thin film integrated circuit has, as active regions, a plurality of semiconductor films separated from each other provided on an insulating film, and a gate electrode provided on the semiconductor film,
An IC label having an antenna on the same layer as the gate electrode.
請求項9において、前記アンテナは前記ゲート電極と同一材料を有することを特徴とするICラベル。 10. The IC label according to claim 9, wherein the antenna has the same material as the gate electrode. 容器に接着される非接触型の薄膜集積回路を有するICラベルであって、
前記薄膜集積回路は能動領域として、絶縁膜上に設けられた互いに分離した複数の半導体膜と、前記半導体膜の不純物領域に接続される配線と、を有し、
前記配線と同一層にアンテナを有することを特徴とするICラベル。
An IC label having a non-contact type thin film integrated circuit adhered to a container,
The thin film integrated circuit has, as an active region, a plurality of semiconductor films separated from each other provided on an insulating film, and a wiring connected to an impurity region of the semiconductor film,
An IC label having an antenna on the same layer as the wiring.
請求項11において、前記アンテナは前記配線と同一材料を有することを特徴とするICラベル。 The IC label according to claim 11, wherein the antenna has the same material as the wiring. 請求項9又は11において、前記アンテナは導電ペーストを有することを特徴とするICラベル。 The IC label according to claim 9 or 11, wherein the antenna has a conductive paste. 絶縁膜上に設けられた、互いに分離した複数の半導体膜を能動領域として有する薄膜集積回路が接着されたことを特徴とする容器。 A container to which a thin film integrated circuit provided on an insulating film and having a plurality of semiconductor films separated from each other as an active region is bonded. 絶縁膜の一方の面に設けられた、互いに分離した複数の半導体膜を能動領域として有する薄膜集積回路と、
前記絶縁膜の他方の面に設けられた金属酸化物と、が接着されたことを特徴とする容器。
A thin film integrated circuit provided on one surface of the insulating film and having a plurality of semiconductor films separated from each other as an active region;
A container, wherein a metal oxide provided on the other surface of the insulating film is bonded.
絶縁膜の一方の面に設けられた、互いに分離した複数の半導体膜を能動領域として有する薄膜集積回路と、
前記絶縁膜の他方の面に設けられた金属酸化物と、が接着されたことを特徴とする容器。
A thin film integrated circuit provided on one surface of the insulating film and having a plurality of semiconductor films separated from each other as an active region;
A container, wherein a metal oxide provided on the other surface of the insulating film is bonded.
非接触型の薄膜集積回路が接着された容器であって、
前記薄膜集積回路は能動領域として、絶縁膜の一方の面に設けられた互いに分離した複数の半導体膜と、前記複数の半導体膜上に設けられたゲート電極と、前記ゲート電極と同一層に設けられたアンテナと、を有し、
前記絶縁膜の他方の面は金属酸化物を有することを特徴とする容器。
A container to which a non-contact type thin film integrated circuit is bonded,
The thin film integrated circuit is provided as an active region on a same layer as the plurality of semiconductor films provided on one surface of an insulating film, a plurality of separated semiconductor films, a gate electrode provided on the plurality of semiconductor films, and the gate electrode. And an antenna,
The other surface of the insulating film contains a metal oxide.
非接触型の薄膜集積回路が接着された容器であって、
前記薄膜集積回路は能動領域として、絶縁膜の一方の面に設けられた互いに分離した複数の半導体膜と、前記半導体膜の不純物領域に接続される配線と、前記配線と同一層に設けられたアンテナとを有し、
前記絶縁膜の他方の面は金属酸化物を有することを特徴とする容器。
A container to which a non-contact type thin film integrated circuit is bonded,
The thin film integrated circuit is provided as an active region on the same layer as the plurality of semiconductor films provided on one surface of an insulating film, separated from each other, a wiring connected to an impurity region of the semiconductor film, and the wiring. Having an antenna,
The other surface of the insulating film contains a metal oxide.
請求項14乃至18のいずれか一において、前記薄膜集積回路はラベルにより覆われていることを特徴とする容器。 The container according to any one of claims 14 to 18, wherein the thin film integrated circuit is covered with a label. 請求項19のいずれか一において、前記薄膜集積回路と前記ラベルとの間にDLC膜又はCN膜を有する保護膜を有することを特徴とする容器。 20. The container according to claim 19, further comprising a protective film having a DLC film or a CN film between the thin film integrated circuit and the label. 請求項14乃至18のいずれか一において、前記薄膜集積回路は第1のラベル及び第2のラベルとで狭持され、前記第2のラベルが接着剤を介して付着されていることを特徴とする容器。 19. The method according to claim 14, wherein the thin film integrated circuit is sandwiched between a first label and a second label, and the second label is attached via an adhesive. Container. 第1の基板上に金属膜を形成し、
前記金属膜上に珪素を有する酸化膜と窒素を有する絶縁膜とが積層された絶縁膜を形成し、
前記絶縁膜上に半導体膜を形成し、
前記半導体膜を有する薄膜集積回路を形成し、
前記半導体膜上に第1の接着剤を介して第2の基板を接着し、前記第1の基板を分離し、
前記金属膜と第3の基板とを第2の接着剤を介して接着し、前記第1の接着剤を除去し、前記第2の基板を分離する薄膜集積回路装置の作製方法であって、
前記金属膜上に金属酸化物が形成され、前記金属酸化物の層内、又は前記金属膜或いは前記金属酸化物の境界で分離することを特徴とする薄膜集積回路装置の作製方法。
Forming a metal film on the first substrate,
Forming an insulating film in which an oxide film containing silicon and an insulating film containing nitrogen are stacked on the metal film;
Forming a semiconductor film on the insulating film,
Forming a thin film integrated circuit having the semiconductor film,
Bonding a second substrate on the semiconductor film via a first adhesive, separating the first substrate,
A method for manufacturing a thin film integrated circuit device, comprising: bonding the metal film and a third substrate via a second adhesive; removing the first adhesive; and separating the second substrate.
A method for manufacturing a thin film integrated circuit device, wherein a metal oxide is formed over the metal film, and the metal oxide is separated in a layer of the metal oxide or at a boundary of the metal film or the metal oxide.
請求項22において、前記薄膜集積回路装置は印刷法を用いた導電ペーストにより形成されるアンテナを有することを特徴とする薄膜集積回路装置の作製方法。 23. The method for manufacturing a thin film integrated circuit device according to claim 22, wherein the thin film integrated circuit device has an antenna formed of a conductive paste using a printing method. 第1の基板上に金属膜を形成し、
前記金属膜上に珪素を有する酸化膜と窒素を有する絶縁膜とが積層された絶縁膜を形成し、
前記絶縁膜上に半導体膜を形成し、
前記半導体膜上であって、同一層にゲート電極及びアンテナを形成して薄膜集積回路を形成し、
前記ゲート電極及び前記アンテナ上に第1の接着剤を介して第2の基板を接着し、前記第1の基板を分離し、
前記金属膜と第3の基板とを第2の接着剤を介して接着し、前記第1の接着剤を除去し、前記第2の基板を分離する薄膜集積回路装置の作製方法であって、
前記金属膜上に金属酸化物が形成され、前記金属酸化物の層内、又は前記金属膜或いは前記金属酸化物の境界で分離することを特徴とする薄膜集積回路装置の作製方法。
Forming a metal film on the first substrate,
Forming an insulating film in which an oxide film containing silicon and an insulating film containing nitrogen are stacked on the metal film;
Forming a semiconductor film on the insulating film,
On the semiconductor film, a gate electrode and an antenna are formed in the same layer to form a thin film integrated circuit,
Bonding a second substrate on the gate electrode and the antenna via a first adhesive, separating the first substrate,
A method for manufacturing a thin film integrated circuit device, comprising: bonding the metal film and a third substrate via a second adhesive; removing the first adhesive; and separating the second substrate.
A method for manufacturing a thin film integrated circuit device, wherein a metal oxide is formed over the metal film, and the metal oxide is separated in a layer of the metal oxide or at a boundary of the metal film or the metal oxide.
第1の基板上に金属膜を形成し、
前記金属膜上に珪素を有する酸化膜と窒素を有する絶縁膜とが積層された絶縁膜を形成し、
前記絶縁膜上に不純物領域を有する半導体膜を形成し、
前記半導体膜上であって、同一層に前記不純物領域に接続される配線及びアンテナを形成して薄膜集積回路を形成し、
前記配線及び前記アンテナ上に第1の接着剤を介して第2の基板を接着し、前記第1の基板を分離し、
前記金属膜と第3の基板とを第2の接着剤を介して接着し、前記第1の接着剤を除去し、前記第2の基板を分離する薄膜集積回路装置の作製方法であって、
前記金属膜上に金属酸化物が形成され、前記金属酸化物の層内、又は前記金属膜或いは前記金属酸化物の境界で分離することを特徴とする薄膜集積回路装置の作製方法。
Forming a metal film on the first substrate,
Forming an insulating film in which an oxide film containing silicon and an insulating film containing nitrogen are stacked on the metal film;
Forming a semiconductor film having an impurity region on the insulating film,
Forming a thin film integrated circuit by forming a wiring and an antenna connected to the impurity region in the same layer on the semiconductor film,
Bonding a second substrate on the wiring and the antenna via a first adhesive, separating the first substrate,
A method for manufacturing a thin film integrated circuit device, comprising: bonding the metal film and a third substrate via a second adhesive; removing the first adhesive; and separating the second substrate.
A method for manufacturing a thin film integrated circuit device, wherein a metal oxide is formed over the metal film, and the metal oxide is separated in a layer of the metal oxide or at a boundary of the metal film or the metal oxide.
請求項22乃至25のいずれか一において、スパッタリング法を用いて前記金属膜上に前記珪素を有する酸化膜を形成することを特徴とする薄膜集積回路装置の作製方法。 26. The method for manufacturing a thin film integrated circuit device according to claim 22, wherein the oxide film containing silicon is formed over the metal film by a sputtering method. 請求項26のいずれか一において、前記金属膜上に珪素を有する酸化膜を形成するとき、当該金属が酸化され前記金属酸化物が形成されることを特徴とする薄膜集積回路装置の作製方法。 27. The method for manufacturing a thin film integrated circuit device according to claim 26, wherein when forming an oxide film containing silicon over the metal film, the metal is oxidized to form the metal oxide. 請求項22乃至27のいずれか一において、前記金属酸化物は加熱により結晶化することを特徴とする薄膜集積回路装置の作製方法。 The method for manufacturing a thin film integrated circuit device according to any one of claims 22 to 27, wherein the metal oxide is crystallized by heating. 請求項22乃至28のいずれか一において、前記第1の接着剤の除去と、前記第2の接着剤の硬化とを同一工程で行うことを特徴とする薄膜集積回路装置の作製方法。 29. The method for manufacturing a thin film integrated circuit device according to claim 22, wherein the removal of the first adhesive and the curing of the second adhesive are performed in the same step. 請求項22乃至29のいずれか一において、前記金属膜はW、Ti、Ta、Mo、Nd、Ni、Co、Zr、Zn、Ru、Rh、Pd、Os、Irから選ばれた元素、前記金属を主成分とする合金、又は前記金属の化合物を有することを特徴とする薄膜集積回路装置の作製方法。 30. The metal film according to claim 22, wherein the metal film is an element selected from W, Ti, Ta, Mo, Nd, Ni, Co, Zr, Zn, Ru, Rh, Pd, Os, and Ir. A method for manufacturing a thin film integrated circuit device, comprising: an alloy mainly composed of: or a compound of the metal. 請求項22乃至30のいずれか一において、前記第1の接着剤は紫外線剥離型樹脂、熱剥離型樹脂又は水溶性樹脂を有する接着剤又は両面テープにより形成することを特徴とする薄膜集積回路装置の作製方法。 31. The thin film integrated circuit device according to claim 22, wherein the first adhesive is formed of an adhesive having an ultraviolet release resin, a heat release resin, or a water-soluble resin, or a double-sided tape. Method of manufacturing. 請求項22乃至31のいずれか一において、前記第2の接着剤は紫外線硬化型樹脂、熱硬化型樹脂又は水溶性樹脂を有する接着剤又は両面テープにより形成することを特徴とする薄膜集積回路装置の作製方法。 The thin film integrated circuit device according to any one of claims 22 to 31, wherein the second adhesive is formed of an adhesive having an ultraviolet curable resin, a thermosetting resin, or a water-soluble resin, or a double-sided tape. Method of manufacturing. 第1の基板上に金属膜を形成し、
前記金属膜上に珪素を有する酸化膜と窒素を有する絶縁膜とが積層された絶縁膜を形成し、
前記絶縁膜上に半導体膜を形成し、
前記半導体膜上に第1の接着剤を介して第2の基板を接着し、前記第1の基板を分離し、
前記金属膜と容器とを第2の接着剤を介して接着し、前記第1の接着剤を除去し、前記第2の基板を分離して形成される薄膜集積回路が接着された容器の作製方法であって、
前記金属膜上に金属酸化物が形成され、前記金属酸化物の層内、又は前記金属膜或いは前記金属酸化物の境界で分離することを特徴とする容器の作製方法。
Forming a metal film on the first substrate,
Forming an insulating film in which an oxide film containing silicon and an insulating film containing nitrogen are stacked on the metal film;
Forming a semiconductor film on the insulating film,
Bonding a second substrate on the semiconductor film via a first adhesive, separating the first substrate,
Production of a container to which a thin film integrated circuit formed by separating the second substrate is adhered by adhering the metal film and the container via a second adhesive, removing the first adhesive, and separating the second substrate. The method,
A method for manufacturing a container, comprising forming a metal oxide on the metal film and separating the metal oxide in a layer of the metal oxide or at a boundary of the metal film or the metal oxide.
第1の基板上に金属膜を形成し、
前記金属膜上に珪素を有する酸化膜と窒素を有する絶縁膜とが積層された絶縁膜を形成し、
前記絶縁膜上に半導体膜を形成し、
前記半導体膜上に第1の接着剤を介して第2の基板を接着し、前記第1の基板を分離し、
前記金属膜と容器とを第2の接着剤を介して接着し、前記第1の接着剤を除去し、前記第2の基板を分離し、
前記容器を覆って保護膜が形成される薄膜集積回路が接着された容器の作製方法であって、
前記金属膜上に金属酸化物が形成され、前記金属酸化物の層内、又は前記金属膜或いは前記金属酸化物の境界で分離することを特徴とする容器の作製方法。
Forming a metal film on the first substrate,
Forming an insulating film in which an oxide film containing silicon and an insulating film containing nitrogen are stacked on the metal film;
Forming a semiconductor film on the insulating film,
Bonding a second substrate on the semiconductor film via a first adhesive, separating the first substrate,
Bonding the metal film and the container via a second adhesive, removing the first adhesive, separating the second substrate,
A method for manufacturing a container to which a thin film integrated circuit on which a protective film is formed covering the container is bonded.
A method for manufacturing a container, comprising forming a metal oxide on the metal film and separating the metal oxide in a layer of the metal oxide or at a boundary of the metal film or the metal oxide.
請求項34において、前記保護膜はDLCを有することを特徴とする容器の作製方法。 35. The method according to claim 34, wherein the protective film has DLC. 絶縁膜の一方の面上に設けられた半導体膜を有する薄膜集積回路と、
前記絶縁膜の他方の面に設けられた金属酸化物とが接着されたことを特徴とする容器を有する商品の管理方法であって、
前記商品を読み取り手段にかざし、前記読み取り手段から得られる情報を消費者又は販売者に提供することを特徴とする商品の管理方法。
A thin film integrated circuit having a semiconductor film provided on one surface of the insulating film;
A method for managing a product having a container, wherein the metal oxide provided on the other surface of the insulating film is adhered,
A product management method, wherein the product is held over a reading unit and information obtained from the reading unit is provided to a consumer or a seller.
請求項36において、前記情報は、前記読み取り手段に接続される表示部に表示されることを特徴とする商品の管理方法。 37. The product management method according to claim 36, wherein the information is displayed on a display unit connected to the reading unit. 絶縁膜の一方の面上に設けられた半導体膜を有する薄膜集積回路と、
前記絶縁膜の他方の面に設けられた金属酸化物とが接着されたことを特徴とする容器を有する商品の管理方法であって、
前記商品を読み取り手段にかざし、前記読み取り手段から得られる情報を、ネットワークを介して製造者又は販売者へ提供することを特徴とする商品の管理方法。
A thin film integrated circuit having a semiconductor film provided on one surface of the insulating film;
A method for managing a product having a container, wherein the metal oxide provided on the other surface of the insulating film is adhered,
A product management method, wherein the product is held over a reading unit, and information obtained from the reading unit is provided to a manufacturer or a seller via a network.
請求項36乃至38のいずれか一において、前記読み取り手段は携帯情報端末に搭載されることを特徴とする商品の管理方法。
39. The method according to claim 36, wherein the reading unit is mounted on a portable information terminal.
JP2004048421A 2003-02-24 2004-02-24 Method for manufacturing thin film integrated circuit Expired - Fee Related JP4566578B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004048421A JP4566578B2 (en) 2003-02-24 2004-02-24 Method for manufacturing thin film integrated circuit

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2003046456 2003-02-24
JP2004048421A JP4566578B2 (en) 2003-02-24 2004-02-24 Method for manufacturing thin film integrated circuit

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2006025256A Division JP4823705B2 (en) 2003-02-24 2006-02-02 Thin film integrated circuit manufacturing method and IC label manufacturing method

Publications (3)

Publication Number Publication Date
JP2004282050A true JP2004282050A (en) 2004-10-07
JP2004282050A5 JP2004282050A5 (en) 2007-03-22
JP4566578B2 JP4566578B2 (en) 2010-10-20

Family

ID=33301691

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004048421A Expired - Fee Related JP4566578B2 (en) 2003-02-24 2004-02-24 Method for manufacturing thin film integrated circuit

Country Status (1)

Country Link
JP (1) JP4566578B2 (en)

Cited By (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006186347A (en) * 2004-12-03 2006-07-13 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
JP2006191001A (en) * 2004-12-07 2006-07-20 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof
JP2006203187A (en) * 2004-12-24 2006-08-03 Semiconductor Energy Lab Co Ltd Semiconductor device
WO2006080552A1 (en) * 2005-01-31 2006-08-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and method for manufacturing thereof
JP2006237581A (en) * 2005-01-28 2006-09-07 Semiconductor Energy Lab Co Ltd Semiconductor device and method for manufacturing the semiconductor device
JP2006236332A (en) * 2005-01-31 2006-09-07 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2006250928A (en) * 2005-02-10 2006-09-21 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2006270077A (en) * 2005-02-25 2006-10-05 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof
JP2006285958A (en) * 2005-03-08 2006-10-19 Semiconductor Energy Lab Co Ltd Wireless chip and electronic apparatus having it
JP2006310799A (en) * 2005-03-28 2006-11-09 Semiconductor Energy Lab Co Ltd Memory device and manufacturing method thereof
JP2006332619A (en) * 2005-04-28 2006-12-07 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
JP2006352100A (en) * 2005-05-20 2006-12-28 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
WO2007004296A1 (en) * 2005-07-06 2007-01-11 Fujitsu Limited Optical element including dielectric multilayer film and fabrication method thereof
JP2007005782A (en) * 2005-05-27 2007-01-11 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method of semiconductor device
JP2007013943A (en) * 2005-05-31 2007-01-18 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2007013122A (en) * 2005-05-30 2007-01-18 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2007013128A (en) * 2005-05-31 2007-01-18 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
JP2007012031A (en) * 2005-05-31 2007-01-18 Semiconductor Energy Lab Co Ltd Method for manufacturing antenna and method for manufacturing semiconductor device
JP2007043115A (en) * 2005-06-30 2007-02-15 Semiconductor Energy Lab Co Ltd Semiconductor device and method for manufacturing same
JP2007043100A (en) * 2005-06-30 2007-02-15 Semiconductor Energy Lab Co Ltd Method for fabricating semiconductor device
JP2007073976A (en) * 2005-01-28 2007-03-22 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2007129110A (en) * 2005-11-04 2007-05-24 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
JP2007519215A (en) * 2003-07-04 2007-07-12 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Flexible semiconductor devices and identification labels
JP2008053356A (en) * 2006-08-23 2008-03-06 Canon Inc Thin film transistor manufacturing method using amorphous oxide semiconductor film
JP2008541444A (en) * 2005-05-11 2008-11-20 ユニバーシティ オブ ソウル ファウンデーション オブ インダストリー−アカデミック コーオペレーション Ferroelectric memory device and manufacturing method thereof
US7456104B2 (en) 2005-05-31 2008-11-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US7465596B2 (en) 2005-06-30 2008-12-16 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US7510950B2 (en) 2005-06-30 2009-03-31 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7605056B2 (en) 2005-05-31 2009-10-20 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device including separation by physical force
US7719103B2 (en) 2005-06-30 2010-05-18 Semiconductor Energy Laboratory Co., Ltd Semiconductor device
US7727859B2 (en) 2005-06-30 2010-06-01 Semiconductor Energy Laboratory Co., Ltd Semiconductor device and manufacturing method thereof
US7759177B2 (en) 2005-08-12 2010-07-20 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
JP2010166068A (en) * 2005-02-03 2010-07-29 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2010166069A (en) * 2005-01-21 2010-07-29 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2010183088A (en) * 2005-03-28 2010-08-19 Semiconductor Energy Lab Co Ltd Semiconductor device
US7781758B2 (en) 2004-10-22 2010-08-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2010204772A (en) * 2009-02-27 2010-09-16 Dainippon Printing Co Ltd Electronic apparatus manufacturing method, and electronic apparatus and electronic device
US7820495B2 (en) 2005-06-30 2010-10-26 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7863154B2 (en) 2005-07-29 2011-01-04 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US7935958B2 (en) 2004-10-22 2011-05-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7972910B2 (en) 2005-06-03 2011-07-05 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of integrated circuit device including thin film transistor
US8010045B2 (en) 2005-03-25 2011-08-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8045369B2 (en) 2004-04-02 2011-10-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method of the same
JP2012142569A (en) * 2010-12-17 2012-07-26 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof
US8238476B2 (en) 2005-02-28 2012-08-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method thereof
US8240577B2 (en) 2005-05-30 2012-08-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US8314417B2 (en) 2004-12-07 2012-11-20 Semiconductor Energy Laboratory Co., Ltd. Memory device and semiconductor device
JP2012235144A (en) * 2004-11-11 2012-11-29 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2012256917A (en) * 2005-05-31 2012-12-27 Semiconductor Energy Lab Co Ltd Semiconductor device
US8357598B2 (en) 2005-05-31 2013-01-22 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing antenna and method for manufacturing semiconductor device
US8426293B2 (en) 2004-07-09 2013-04-23 Semiconductor Energy Laboratory Co., Ltd. IC chip and its manufacturing method
US8455954B2 (en) 2005-03-08 2013-06-04 Semiconductor Energy Laboratory Co., Ltd. Wireless chip and electronic appliance having the same
US8487436B2 (en) 2005-01-28 2013-07-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic device, and method of manufacturing semiconductor device
TWI412138B (en) * 2005-01-28 2013-10-11 半導體能源研究所股份有限公司 Semiconductor device, electronic device, and method of manufacturing semiconductor device
TWI416775B (en) * 2005-12-02 2013-11-21 半導體能源研究所股份有限公司 Semiconductor device manufacturing method
JP2014503330A (en) * 2011-01-28 2014-02-13 ネステク ソシエテ アノニム Device and method for diagnosing swallowing dysfunction
JP2014068029A (en) * 2005-02-25 2014-04-17 Semiconductor Energy Lab Co Ltd Semiconductor device
US8716834B2 (en) 2004-12-24 2014-05-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including antenna
US8749063B2 (en) 2005-01-28 2014-06-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US8835907B2 (en) 2005-01-21 2014-09-16 Semiconductor Energy Laboratory Co., Ltd. Memory device and semiconductor device
JP2016146489A (en) * 2010-06-25 2016-08-12 株式会社半導体エネルギー研究所 Semiconductor device
CN108906103A (en) * 2018-06-20 2018-11-30 中山大学 A kind of preparation method and application of ultrathin nanometer flake graphite phase carbon nitride
JP2023099557A (en) * 2016-04-08 2023-07-13 株式会社半導体エネルギー研究所 semiconductor equipment
JP2024091705A (en) * 2007-12-03 2024-07-05 株式会社半導体エネルギー研究所 Semiconductor Device

Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61206304A (en) * 1985-03-11 1986-09-12 Hitachi Ltd Transistor integrated circuit
JPH09270515A (en) * 1996-04-01 1997-10-14 Matsushita Electric Ind Co Ltd Semiconductor device
JPH10125929A (en) * 1996-08-27 1998-05-15 Seiko Epson Corp Peeling method
JPH11243209A (en) * 1998-02-25 1999-09-07 Seiko Epson Corp Transfer method of thin film device, thin film device, thin film integrated circuit device, active matrix substrate, liquid crystal display device, and electronic equipment
JP2001007340A (en) * 1999-06-25 2001-01-12 Toshiba Corp Active matrix substrate and its manufacturing method, element forming substrate, intermediate transfer substrate
JP2001166301A (en) * 1999-12-06 2001-06-22 Seiko Epson Corp Liquid crystal display device with built-in backlight and method of manufacturing the same
JP2001176896A (en) * 1999-12-15 2001-06-29 Nec Corp Method for manufacturing semiconductor device
JP2001331120A (en) * 2000-03-15 2001-11-30 Semiconductor Energy Lab Co Ltd Method for manufacturing display device
JP2002133385A (en) * 2000-10-20 2002-05-10 Dainippon Printing Co Ltd Non-contact and contact type IC module and IC card
JP2002164512A (en) * 2000-11-28 2002-06-07 Fujitsu Ltd Semiconductor device and manufacturing method thereof
JP2002230141A (en) * 2001-01-30 2002-08-16 Optrom Inc Merchandise management method and its system
JP2002353235A (en) * 2001-05-23 2002-12-06 Matsushita Electric Ind Co Ltd Active matrix substrate, display device using the same, and method of manufacturing the same
WO2003010825A1 (en) * 2001-07-24 2003-02-06 Seiko Epson Corporation Transfer method, method of manufacturing thin film element, method of manufacturing integrated circuit, circuit substrate and method of manufacturing the circuit substrate, electro-optic device and method of manufacturing the electro-optic device, and ic card and electronic equipmen
JP2003045890A (en) * 2001-08-01 2003-02-14 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof
JP2003044808A (en) * 2001-07-30 2003-02-14 Kyodo Printing Co Ltd Method of manufacturing non-contact IC card with display and non-contact IC card with display

Patent Citations (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61206304A (en) * 1985-03-11 1986-09-12 Hitachi Ltd Transistor integrated circuit
JPH09270515A (en) * 1996-04-01 1997-10-14 Matsushita Electric Ind Co Ltd Semiconductor device
JPH10125929A (en) * 1996-08-27 1998-05-15 Seiko Epson Corp Peeling method
JPH11243209A (en) * 1998-02-25 1999-09-07 Seiko Epson Corp Transfer method of thin film device, thin film device, thin film integrated circuit device, active matrix substrate, liquid crystal display device, and electronic equipment
JP2001007340A (en) * 1999-06-25 2001-01-12 Toshiba Corp Active matrix substrate and its manufacturing method, element forming substrate, intermediate transfer substrate
JP2001166301A (en) * 1999-12-06 2001-06-22 Seiko Epson Corp Liquid crystal display device with built-in backlight and method of manufacturing the same
JP2001176896A (en) * 1999-12-15 2001-06-29 Nec Corp Method for manufacturing semiconductor device
JP2001331120A (en) * 2000-03-15 2001-11-30 Semiconductor Energy Lab Co Ltd Method for manufacturing display device
JP2002133385A (en) * 2000-10-20 2002-05-10 Dainippon Printing Co Ltd Non-contact and contact type IC module and IC card
JP2002164512A (en) * 2000-11-28 2002-06-07 Fujitsu Ltd Semiconductor device and manufacturing method thereof
JP2002230141A (en) * 2001-01-30 2002-08-16 Optrom Inc Merchandise management method and its system
JP2002353235A (en) * 2001-05-23 2002-12-06 Matsushita Electric Ind Co Ltd Active matrix substrate, display device using the same, and method of manufacturing the same
WO2003010825A1 (en) * 2001-07-24 2003-02-06 Seiko Epson Corporation Transfer method, method of manufacturing thin film element, method of manufacturing integrated circuit, circuit substrate and method of manufacturing the circuit substrate, electro-optic device and method of manufacturing the electro-optic device, and ic card and electronic equipmen
JP2003044808A (en) * 2001-07-30 2003-02-14 Kyodo Printing Co Ltd Method of manufacturing non-contact IC card with display and non-contact IC card with display
JP2003045890A (en) * 2001-08-01 2003-02-14 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof

Cited By (97)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007519215A (en) * 2003-07-04 2007-07-12 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Flexible semiconductor devices and identification labels
US8045369B2 (en) 2004-04-02 2011-10-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method of the same
US8426293B2 (en) 2004-07-09 2013-04-23 Semiconductor Energy Laboratory Co., Ltd. IC chip and its manufacturing method
US8227802B2 (en) 2004-10-22 2012-07-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7781758B2 (en) 2004-10-22 2010-08-24 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
US7935958B2 (en) 2004-10-22 2011-05-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
TWI382527B (en) * 2004-10-22 2013-01-11 半導體能源研究所股份有限公司 Semiconductor device
JP2012235144A (en) * 2004-11-11 2012-11-29 Semiconductor Energy Lab Co Ltd Semiconductor device
US9362339B2 (en) 2004-11-11 2016-06-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor elements stacked and bonded with an anisotropic conductive adhesive
US8994086B2 (en) 2004-11-11 2015-03-31 Semiconductor Energy Laboratory Co., Ltd. Memory device made from stacked substrates bonded with a resin containing conductive particles
US9997568B2 (en) 2004-11-11 2018-06-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2006186347A (en) * 2004-12-03 2006-07-13 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
US8314417B2 (en) 2004-12-07 2012-11-20 Semiconductor Energy Laboratory Co., Ltd. Memory device and semiconductor device
JP2006191001A (en) * 2004-12-07 2006-07-20 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof
JP2006203187A (en) * 2004-12-24 2006-08-03 Semiconductor Energy Lab Co Ltd Semiconductor device
US8716834B2 (en) 2004-12-24 2014-05-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including antenna
US8835907B2 (en) 2005-01-21 2014-09-16 Semiconductor Energy Laboratory Co., Ltd. Memory device and semiconductor device
JP2010166069A (en) * 2005-01-21 2010-07-29 Semiconductor Energy Lab Co Ltd Semiconductor device
US9728631B2 (en) 2005-01-28 2017-08-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
JP2007073976A (en) * 2005-01-28 2007-03-22 Semiconductor Energy Lab Co Ltd Semiconductor device
TWI412138B (en) * 2005-01-28 2013-10-11 半導體能源研究所股份有限公司 Semiconductor device, electronic device, and method of manufacturing semiconductor device
US8648346B2 (en) 2005-01-28 2014-02-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic device, and method of manufacturing semiconductor device
US8749063B2 (en) 2005-01-28 2014-06-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method for manufacturing the same
US9356152B2 (en) 2005-01-28 2016-05-31 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic device, and method of manufacturing semiconductor device
US8487436B2 (en) 2005-01-28 2013-07-16 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, electronic device, and method of manufacturing semiconductor device
JP2006237581A (en) * 2005-01-28 2006-09-07 Semiconductor Energy Lab Co Ltd Semiconductor device and method for manufacturing the semiconductor device
JP2006236332A (en) * 2005-01-31 2006-09-07 Semiconductor Energy Lab Co Ltd Semiconductor device
US8232555B2 (en) 2005-01-31 2012-07-31 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and method for manufacturing thereof
WO2006080552A1 (en) * 2005-01-31 2006-08-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, and method for manufacturing thereof
US8247814B2 (en) 2005-02-03 2012-08-21 Semiconductor Energy Laboratory Co., Ltd. Active matrix display device including a metal oxide semiconductor film
US8207533B2 (en) 2005-02-03 2012-06-26 Semiconductor Energy Laboratory Co., Ltd. Electronic device, semiconductor device and manufacturing method thereof
JP2010166068A (en) * 2005-02-03 2010-07-29 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2006250928A (en) * 2005-02-10 2006-09-21 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2014068029A (en) * 2005-02-25 2014-04-17 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2006270077A (en) * 2005-02-25 2006-10-05 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof
JP2014068028A (en) * 2005-02-25 2014-04-17 Semiconductor Energy Lab Co Ltd Semiconductor device
US8238476B2 (en) 2005-02-28 2012-08-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and driving method thereof
US8455954B2 (en) 2005-03-08 2013-06-04 Semiconductor Energy Laboratory Co., Ltd. Wireless chip and electronic appliance having the same
JP2006285958A (en) * 2005-03-08 2006-10-19 Semiconductor Energy Lab Co Ltd Wireless chip and electronic apparatus having it
US8010045B2 (en) 2005-03-25 2011-08-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2016042594A (en) * 2005-03-28 2016-03-31 株式会社半導体エネルギー研究所 Semiconductor device
US8238152B2 (en) 2005-03-28 2012-08-07 Semiconductor Energy Laboratory Co. Ltd. Memory device and manufacturing method the same
US8526216B2 (en) 2005-03-28 2013-09-03 Semiconductor Energy Laboratory Co., Ltd. Memory device and manufacturing method the same
JP2006310799A (en) * 2005-03-28 2006-11-09 Semiconductor Energy Lab Co Ltd Memory device and manufacturing method thereof
US9129866B2 (en) 2005-03-28 2015-09-08 Semiconductor Energy Laboratory Co., Ltd. Memory device and manufacturing method the same
US9786669B2 (en) 2005-03-28 2017-10-10 Semiconductor Energy Laboratory Co., Ltd. Memory device and manufacturing method the same
US8804404B2 (en) 2005-03-28 2014-08-12 Semiconductor Energy Laboratory Co., Ltd. Memory device and manufacturing method the same
JP2010183088A (en) * 2005-03-28 2010-08-19 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2006332619A (en) * 2005-04-28 2006-12-07 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
JP2008541444A (en) * 2005-05-11 2008-11-20 ユニバーシティ オブ ソウル ファウンデーション オブ インダストリー−アカデミック コーオペレーション Ferroelectric memory device and manufacturing method thereof
JP2006352100A (en) * 2005-05-20 2006-12-28 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
JP2007005782A (en) * 2005-05-27 2007-01-11 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method of semiconductor device
US8240577B2 (en) 2005-05-30 2012-08-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
JP2007013122A (en) * 2005-05-30 2007-01-18 Semiconductor Energy Lab Co Ltd Semiconductor device
JP2012256917A (en) * 2005-05-31 2012-12-27 Semiconductor Energy Lab Co Ltd Semiconductor device
US7456104B2 (en) 2005-05-31 2008-11-25 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US8928131B2 (en) 2005-05-31 2015-01-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US7605056B2 (en) 2005-05-31 2009-10-20 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing a semiconductor device including separation by physical force
JP2007013943A (en) * 2005-05-31 2007-01-18 Semiconductor Energy Lab Co Ltd Semiconductor device
US8357598B2 (en) 2005-05-31 2013-01-22 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing antenna and method for manufacturing semiconductor device
JP2007013128A (en) * 2005-05-31 2007-01-18 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
JP2007012031A (en) * 2005-05-31 2007-01-18 Semiconductor Energy Lab Co Ltd Method for manufacturing antenna and method for manufacturing semiconductor device
US7728383B2 (en) 2005-05-31 2010-06-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a first base, a thin film transistor, and a second base
US8508027B2 (en) 2005-05-31 2013-08-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US8492246B2 (en) 2005-06-03 2013-07-23 Semiconductor Energy Laboratory Co., Ltd. Method of manufacturing integrated circuit device
US7972910B2 (en) 2005-06-03 2011-07-05 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of integrated circuit device including thin film transistor
US7465596B2 (en) 2005-06-30 2008-12-16 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US7791153B2 (en) 2005-06-30 2010-09-07 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP2007043100A (en) * 2005-06-30 2007-02-15 Semiconductor Energy Lab Co Ltd Method for fabricating semiconductor device
US7727859B2 (en) 2005-06-30 2010-06-01 Semiconductor Energy Laboratory Co., Ltd Semiconductor device and manufacturing method thereof
JP2007043115A (en) * 2005-06-30 2007-02-15 Semiconductor Energy Lab Co Ltd Semiconductor device and method for manufacturing same
US8361845B2 (en) 2005-06-30 2013-01-29 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7820495B2 (en) 2005-06-30 2010-10-26 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US7719103B2 (en) 2005-06-30 2010-05-18 Semiconductor Energy Laboratory Co., Ltd Semiconductor device
US7510950B2 (en) 2005-06-30 2009-03-31 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
WO2007004296A1 (en) * 2005-07-06 2007-01-11 Fujitsu Limited Optical element including dielectric multilayer film and fabrication method thereof
US7863154B2 (en) 2005-07-29 2011-01-04 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US8232181B2 (en) 2005-07-29 2012-07-31 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US7759177B2 (en) 2005-08-12 2010-07-20 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
US7727857B2 (en) 2005-11-04 2010-06-01 Semiconductor Energy Laboratory Co., Ltd Manufacturing method of semiconductor device
US8168512B2 (en) 2005-11-04 2012-05-01 Semiconductor Energy Laboratory Co., Ltd. Manufacturing method of semiconductor device
JP2007129110A (en) * 2005-11-04 2007-05-24 Semiconductor Energy Lab Co Ltd Method for manufacturing semiconductor device
TWI416775B (en) * 2005-12-02 2013-11-21 半導體能源研究所股份有限公司 Semiconductor device manufacturing method
JP2008053356A (en) * 2006-08-23 2008-03-06 Canon Inc Thin film transistor manufacturing method using amorphous oxide semiconductor film
US8415198B2 (en) 2006-08-23 2013-04-09 Canon Kabushiki Kaisha Production method of thin film transistor using amorphous oxide semiconductor film
JP2024091705A (en) * 2007-12-03 2024-07-05 株式会社半導体エネルギー研究所 Semiconductor Device
JP7660741B2 (en) 2007-12-03 2025-04-11 株式会社半導体エネルギー研究所 Semiconductor Device
JP2010204772A (en) * 2009-02-27 2010-09-16 Dainippon Printing Co Ltd Electronic apparatus manufacturing method, and electronic apparatus and electronic device
JP2016146489A (en) * 2010-06-25 2016-08-12 株式会社半導体エネルギー研究所 Semiconductor device
US9799682B2 (en) 2010-06-25 2017-10-24 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
US9812544B2 (en) 2010-12-17 2017-11-07 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US9202822B2 (en) 2010-12-17 2015-12-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
JP2012142569A (en) * 2010-12-17 2012-07-26 Semiconductor Energy Lab Co Ltd Semiconductor device and manufacturing method thereof
JP2014503330A (en) * 2011-01-28 2014-02-13 ネステク ソシエテ アノニム Device and method for diagnosing swallowing dysfunction
JP2023099557A (en) * 2016-04-08 2023-07-13 株式会社半導体エネルギー研究所 semiconductor equipment
CN108906103A (en) * 2018-06-20 2018-11-30 中山大学 A kind of preparation method and application of ultrathin nanometer flake graphite phase carbon nitride
CN108906103B (en) * 2018-06-20 2021-06-29 中山大学 A kind of preparation method and application of ultrathin nano flake graphitic carbon nitride

Also Published As

Publication number Publication date
JP4566578B2 (en) 2010-10-20

Similar Documents

Publication Publication Date Title
JP6538789B2 (en) Semiconductor device
JP4566578B2 (en) Method for manufacturing thin film integrated circuit
JP4652087B2 (en) Semiconductor device
TW200529088A (en) ID label, ID tag, and ID card
JP4776941B2 (en) Semiconductor device manufacturing method, IC card, IC tag, RFID, transponder, banknote, securities, passport, electronic device, bag, and clothing
JP4718850B2 (en) Semiconductor devices, IC cards, IC tags, RFID, transponders, banknotes, securities, passports, electronic devices, bags, and clothing
JP4939757B2 (en) ID label, ID tag and ID card
CN100573569C (en) Semiconductor device with a plurality of semiconductor chips
JP4836466B2 (en) Semiconductor device
JP4823705B2 (en) Thin film integrated circuit manufacturing method and IC label manufacturing method
JP4912586B2 (en) Method for manufacturing thin film integrated circuit device
JP5041681B2 (en) Method for manufacturing semiconductor device
JP4836523B2 (en) Semiconductor devices, IC cards, IC tags, RFID, transponders, banknotes, securities, passports, electronic devices, bags, and clothing

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060201

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060201

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070205

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20081118

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081202

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090120

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091104

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20091221

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100803

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100804

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

Ref document number: 4566578

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130813

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130813

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees