IT1214805B - Spositivi a semiconduttore con giunprocesso per la fabbricazione di dizioni planari a concentrazione di carica variabile e ad altissima tensione di breakdown - Google Patents
Spositivi a semiconduttore con giunprocesso per la fabbricazione di dizioni planari a concentrazione di carica variabile e ad altissima tensione di breakdownInfo
- Publication number
- IT1214805B IT1214805B IT8406616A IT661684A IT1214805B IT 1214805 B IT1214805 B IT 1214805B IT 8406616 A IT8406616 A IT 8406616A IT 661684 A IT661684 A IT 661684A IT 1214805 B IT1214805 B IT 1214805B
- Authority
- IT
- Italy
- Prior art keywords
- junprocess
- semiconductor
- manufacture
- devices
- breakdown voltage
- Prior art date
Links
- 230000015556 catabolic process Effects 0.000 title 1
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
- H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
- H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/177—Base regions of bipolar transistors, e.g. BJTs or IGBTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/60—Impurity distributions or concentrations
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/01—Bipolar transistors-ion implantation
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/965—Shaped junction formation
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT8406616A IT1214805B (it) | 1984-08-21 | 1984-08-21 | Spositivi a semiconduttore con giunprocesso per la fabbricazione di dizioni planari a concentrazione di carica variabile e ad altissima tensione di breakdown |
| GB08518801A GB2163597A (en) | 1984-08-21 | 1985-07-25 | Improvements in or relating to manufacture of semiconductor devices of high breakdown voltage |
| FR8512091A FR2569495A1 (fr) | 1984-08-21 | 1985-08-07 | Procede pour la fabrication de dispositifs a semi-conducteur comportant des jonctions planaires a concentration de charge variable et a tres haute tension de rupture |
| JP60181920A JPH0793312B2 (ja) | 1984-08-21 | 1985-08-21 | プレーナ接合を有する半導体装置の製造方法 |
| US06/768,028 US4667393A (en) | 1984-08-21 | 1985-08-21 | Method for the manufacture of semiconductor devices with planar junctions having a variable charge concentration and a very high breakdown voltage |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT8406616A IT1214805B (it) | 1984-08-21 | 1984-08-21 | Spositivi a semiconduttore con giunprocesso per la fabbricazione di dizioni planari a concentrazione di carica variabile e ad altissima tensione di breakdown |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| IT8406616A0 IT8406616A0 (it) | 1984-08-21 |
| IT1214805B true IT1214805B (it) | 1990-01-18 |
Family
ID=11121466
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IT8406616A IT1214805B (it) | 1984-08-21 | 1984-08-21 | Spositivi a semiconduttore con giunprocesso per la fabbricazione di dizioni planari a concentrazione di carica variabile e ad altissima tensione di breakdown |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4667393A (it) |
| JP (1) | JPH0793312B2 (it) |
| FR (1) | FR2569495A1 (it) |
| GB (1) | GB2163597A (it) |
| IT (1) | IT1214805B (it) |
Families Citing this family (35)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3785127D1 (de) * | 1986-09-30 | 1993-05-06 | Siemens Ag | Verfahren zur herstellung eines pn-uebergangs hoher spannungsfestigkeit. |
| IT1215024B (it) * | 1986-10-01 | 1990-01-31 | Sgs Microelettronica Spa | Processo per la formazione di un dispositivo monolitico a semiconduttore di alta tensione |
| IT1221587B (it) * | 1987-09-07 | 1990-07-12 | S G S Microelettronics Spa | Procedimento di fabbricazione di un dispositivo integrato monolitico a semiconduttore avente strati epitas siali a bassa concentrazione di impurita' |
| USRE35642E (en) * | 1987-12-22 | 1997-10-28 | Sgs-Thomson Microelectronics, S.R.L. | Integrated high-voltage bipolar power transistor and low voltage MOS power transistor structure in the emitter switching configuration and relative manufacturing process |
| IT1217323B (it) * | 1987-12-22 | 1990-03-22 | Sgs Microelettronica Spa | Struttura integrata di transistor bipolare di potenza di alta tensione e di transistor mos di potenza di bassa tensione nella configurazione"emitter switching"e relativo processo di fabbricazione |
| US5011784A (en) * | 1988-01-21 | 1991-04-30 | Exar Corporation | Method of making a complementary BiCMOS process with isolated vertical PNP transistors |
| US4999684A (en) * | 1988-05-06 | 1991-03-12 | General Electric Company | Symmetrical blocking high voltage breakdown semiconducotr device |
| US4927772A (en) * | 1989-05-30 | 1990-05-22 | General Electric Company | Method of making high breakdown voltage semiconductor device |
| US5246871A (en) * | 1989-06-16 | 1993-09-21 | Sgs-Thomson Microelectronics S.R.L. | Method of manufacturing a semiconductor device comprising a control circuit and a power stage with a vertical current flow, integrated in monolithic form on a single chip |
| EP0609351A4 (en) * | 1991-10-23 | 1995-01-04 | Microunity Systems Eng | BOPOLAR TRANSISTOR WITH IMPROVED CURRENT GAIN AND BREAKTHROUGH CHARACTERISTICS. |
| DE69324003T2 (de) * | 1993-06-28 | 1999-07-15 | Consorzio Per La Ricerca Sulla Microelettronica Nel Mezzogiorno, Catania | Bipolar-Leistungstransistor mit hoher Kollektor-Durchbrucksspannung und Verfahren zu seiner Herstellung |
| EP0632503B1 (en) * | 1993-07-01 | 2001-10-31 | Consorzio per la Ricerca sulla Microelettronica nel Mezzogiorno | Integrated edge structure for high voltage semiconductor devices and related manufacturing process |
| US5448104A (en) * | 1993-07-17 | 1995-09-05 | Analog Devices, Inc. | Bipolar transistor with base charge controlled by back gate bias |
| US5426325A (en) * | 1993-08-04 | 1995-06-20 | Siliconix Incorporated | Metal crossover in high voltage IC with graduated doping control |
| US5633180A (en) * | 1995-06-01 | 1997-05-27 | Harris Corporation | Method of forming P-type islands over P-type buried layer |
| US5869371A (en) * | 1995-06-07 | 1999-02-09 | Stmicroelectronics, Inc. | Structure and process for reducing the on-resistance of mos-gated power devices |
| DE69534488D1 (de) | 1995-07-31 | 2006-02-09 | St Microelectronics Srl | Monolitische Hochspannungshalbleiteranordnung mit integrierter Randstruktur und Verfahren zur Herstellung |
| US5967795A (en) * | 1995-08-30 | 1999-10-19 | Asea Brown Boveri Ab | SiC semiconductor device comprising a pn junction with a voltage absorbing edge |
| US6002159A (en) * | 1996-07-16 | 1999-12-14 | Abb Research Ltd. | SiC semiconductor device comprising a pn junction with a voltage absorbing edge |
| SE9700156D0 (sv) * | 1997-01-21 | 1997-01-21 | Abb Research Ltd | Junction termination for Si C Schottky diode |
| KR100248115B1 (ko) * | 1997-05-20 | 2000-03-15 | 김덕중 | 필드 플레이트를 채용한 전력용 반도체소자 및 그 제조방법 |
| US5930660A (en) * | 1997-10-17 | 1999-07-27 | General Semiconductor, Inc. | Method for fabricating diode with improved reverse energy characteristics |
| DE19816448C1 (de) | 1998-04-14 | 1999-09-30 | Siemens Ag | Universal-Halbleiterscheibe für Hochspannungs-Halbleiterbauelemente, ihr Herstellungsverfahren und ihre Verwendung |
| DE69833743T2 (de) | 1998-12-09 | 2006-11-09 | Stmicroelectronics S.R.L., Agrate Brianza | Herstellungmethode einer integrierte Randstruktur für Hochspannung-Halbleiteranordnungen |
| JP2000252456A (ja) * | 1999-03-02 | 2000-09-14 | Hitachi Ltd | 半導体装置並びにそれを用いた電力変換器 |
| US6215168B1 (en) * | 1999-07-21 | 2001-04-10 | Intersil Corporation | Doubly graded junction termination extension for edge passivation of semiconductor devices |
| JP4785335B2 (ja) * | 2001-02-21 | 2011-10-05 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
| US7033950B2 (en) * | 2001-12-19 | 2006-04-25 | Auburn University | Graded junction termination extensions for electronic devices |
| EP1635397A1 (en) * | 2004-09-14 | 2006-03-15 | STMicroelectronics S.r.l. | Integrated high voltage power device having an edge termination of enhanced effectiveness |
| DE102005004355B4 (de) * | 2005-01-31 | 2008-12-18 | Infineon Technologies Ag | Halbleitereinrichtung und Verfahren zu deren Herstellung |
| US7541660B2 (en) * | 2006-04-20 | 2009-06-02 | Infineon Technologies Austria Ag | Power semiconductor device |
| US8106487B2 (en) | 2008-12-23 | 2012-01-31 | Pratt & Whitney Rocketdyne, Inc. | Semiconductor device having an inorganic coating layer applied over a junction termination extension |
| DE112012001587B4 (de) | 2011-04-05 | 2017-04-06 | Mitsubishi Electric Corporation | Halbleitereinrichtung und Verfahren zur Herstellung derselben |
| US20220157951A1 (en) | 2020-11-17 | 2022-05-19 | Hamza Yilmaz | High voltage edge termination structure for power semicondcutor devices and manufacturing method thereof |
| CN114899217A (zh) * | 2022-04-24 | 2022-08-12 | 天狼芯半导体(成都)有限公司 | 金半接触器件的结构、制造方法及电子设备 |
Family Cites Families (21)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1073560A (en) * | 1964-12-28 | 1967-06-28 | Gen Electric | Improvements in semiconductor devices |
| US3551760A (en) * | 1966-03-28 | 1970-12-29 | Hitachi Ltd | Semiconductor device with an inversion preventing layer formed in a diffused region |
| DE1764908B2 (de) * | 1968-08-31 | 1972-03-30 | Telefunken Patentverwertungsgesellschaft Mbh, 7900 Ulm | Verfahren zur herstellung einer halbleiteranordnung |
| US3697829A (en) * | 1968-12-30 | 1972-10-10 | Gen Electric | Semiconductor devices with improved voltage breakdown characteristics |
| CA932072A (en) * | 1970-12-23 | 1973-08-14 | J. Kannam Peter | High frequency planar transistor employing highly resistive guard ring |
| IN144488B (it) * | 1974-02-11 | 1978-05-06 | Rca Corp | |
| US4099998A (en) * | 1975-11-03 | 1978-07-11 | General Electric Company | Method of making zener diodes with selectively variable breakdown voltages |
| US3997367A (en) * | 1975-11-20 | 1976-12-14 | Bell Telephone Laboratories, Incorporated | Method for making transistors |
| DE2619663C3 (de) * | 1976-05-04 | 1982-07-22 | Siemens AG, 1000 Berlin und 8000 München | Feldeffekttransistor, Verfahren zu seinem Betrieb und Verwendung als schneller Schalter sowie in einer integrierten Schaltung |
| JPS5368581A (en) * | 1976-12-01 | 1978-06-19 | Hitachi Ltd | Semiconductor device |
| DE2706623A1 (de) * | 1977-02-16 | 1978-08-17 | Siemens Ag | Mis-fet fuer hohe source-drain-spannungen |
| JPS53118982A (en) * | 1977-03-28 | 1978-10-17 | Seiko Instr & Electronics Ltd | Electrostatic induction transistor logic element |
| US4198250A (en) * | 1979-02-05 | 1980-04-15 | Intel Corporation | Shadow masking process for forming source and drain regions for field-effect transistors and like regions |
| US4393575A (en) * | 1979-03-09 | 1983-07-19 | National Semiconductor Corporation | Process for manufacturing a JFET with an ion implanted stabilization layer |
| US4356623A (en) * | 1980-09-15 | 1982-11-02 | Texas Instruments Incorporated | Fabrication of submicron semiconductor devices |
| DE3219888A1 (de) * | 1982-05-27 | 1983-12-01 | Deutsche Itt Industries Gmbh, 7800 Freiburg | Planares halbleiterbauelement und verfahren zur herstellung |
| US4443931A (en) * | 1982-06-28 | 1984-04-24 | General Electric Company | Method of fabricating a semiconductor device with a base region having a deep portion |
| US4473941A (en) * | 1982-12-22 | 1984-10-02 | Ncr Corporation | Method of fabricating zener diodes |
| GB2134705B (en) * | 1983-01-28 | 1985-12-24 | Philips Electronic Associated | Semiconductor devices |
| US4551909A (en) * | 1984-03-29 | 1985-11-12 | Gte Laboratories Incorporated | Method of fabricating junction field effect transistors |
| IT1202311B (it) * | 1985-12-11 | 1989-02-02 | Sgs Microelettronica Spa | Dispositivo a semiconduttore con una giunzione piana a terminazione auto passivante |
-
1984
- 1984-08-21 IT IT8406616A patent/IT1214805B/it active
-
1985
- 1985-07-25 GB GB08518801A patent/GB2163597A/en not_active Withdrawn
- 1985-08-07 FR FR8512091A patent/FR2569495A1/fr not_active Withdrawn
- 1985-08-21 JP JP60181920A patent/JPH0793312B2/ja not_active Expired - Fee Related
- 1985-08-21 US US06/768,028 patent/US4667393A/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| GB8518801D0 (en) | 1985-08-29 |
| JPH0793312B2 (ja) | 1995-10-09 |
| US4667393A (en) | 1987-05-26 |
| FR2569495A1 (fr) | 1986-02-28 |
| IT8406616A0 (it) | 1984-08-21 |
| JPS6159868A (ja) | 1986-03-27 |
| GB2163597A (en) | 1986-02-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IT1214805B (it) | Spositivi a semiconduttore con giunprocesso per la fabbricazione di dizioni planari a concentrazione di carica variabile e ad altissima tensione di breakdown | |
| FI860222A0 (fi) | Puolijohdekomponentti sisältäen korkeajännite-MOS kanavatransistoreita ja matalajännite-MOS kanavatransistoreita | |
| EP0182422A3 (en) | High breakdown voltage semiconductor devices | |
| IT1171668B (it) | Dispositivo termoelettrico e metodo di fabbricazione dello stesso | |
| DE3174427D1 (en) | Planar type semiconductor device with a high breakdown voltage | |
| KR870004526A (ko) | 실리콘 온 인슐레이터 구조를 갖는 반도체 장치 | |
| ATA904383A (de) | Chipträger sowie anordnung von solchen chipträgern | |
| DK298285D0 (da) | Elektrisk hoejspaendingsapparat | |
| KR860001495A (ko) | 반도체장치 및 그 제조방법 | |
| IT1223135B (it) | Dispositivo semiconduttore e metodo di fabbricazione dello stesso | |
| KR860006844A (ko) | 반도체장치 및 그 제조방법 | |
| EP0025050A4 (en) | DIELECTRICALLY INSULATED HIGH VOLTAGE SEMICONDUCTOR DEVICES. | |
| DE3568241D1 (en) | Semiconductor device having an increased breakdown voltage | |
| DE3171657D1 (en) | Planar semiconductor with increased breakdown voltage | |
| DE3682421D1 (de) | Feldeffekt-halbleiteranordnung. | |
| IT1236500B (it) | Carica esplosiva sagomata di elevate prestazioni | |
| EP0181002A3 (en) | Semiconductor device having high breakdown voltage | |
| BR8504783A (pt) | Dispositivo de montagem e de conexao para semicondutor de potencia | |
| EP0176146A3 (en) | High voltage semiconductor devices | |
| KR860005412A (ko) | 스위치 웨이퍼의 제법 및 그 웨이퍼 | |
| DE3855384D1 (de) | Ionenhalbleitermaterial und dessen Anwendungen | |
| IT1155033B (it) | Compressore centrifugo con iniezione di liquido vaporizzabile | |
| KR860007756A (ko) | 반도체장치와 그 제조방법 | |
| BR8506729A (pt) | Disposicao de semicondutores planares integrados monoliticamente | |
| IT1088974B (it) | Struttura a semiconduttori comprendente dispositivi per applicazioni a bassa tensione e ad alta tensione e metodo di preparazione della stessa |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19970829 |