[go: up one dir, main page]

HK1050966B - Spread spectrum interference canceler system - Google Patents

Spread spectrum interference canceler system Download PDF

Info

Publication number
HK1050966B
HK1050966B HK03102489.1A HK03102489A HK1050966B HK 1050966 B HK1050966 B HK 1050966B HK 03102489 A HK03102489 A HK 03102489A HK 1050966 B HK1050966 B HK 1050966B
Authority
HK
Hong Kong
Prior art keywords
channel
signal
nth
chip
spread
Prior art date
Application number
HK03102489.1A
Other languages
Chinese (zh)
Other versions
HK1050966A1 (en
Inventor
唐纳德L‧希林
约翰‧科瓦尔斯基
希蒙‧莫沙维
Original Assignee
交互数字技术公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US08/279,477 external-priority patent/US5553062A/en
Application filed by 交互数字技术公司 filed Critical 交互数字技术公司
Publication of HK1050966A1 publication Critical patent/HK1050966A1/en
Publication of HK1050966B publication Critical patent/HK1050966B/en

Links

Description

Spread spectrum interference canceller system
The present application is a divisional application with original application number 95194367.7, filed on 5.7.1995 entitled "spread spectrum interference canceller system".
The present invention relates to spread spectrum communications, and more particularly, to an interference canceller and method for reducing interference in a direct sequence code division multiple access receiver.
Direct sequence code division multiple access spread spectrum communication systems are limited in their capacity due to interference from other co-existing users. This situation is exacerbated if adaptive power control is not used, or is used but is not optimal.
Code division multiple access is interference limited. The more users that transmit simultaneously, the higher the Bit Error Rate (BER). Increased capacity requires Forward Error Correction (FEC) coding, which in turn increases data rates and limits capacity.
It is a general object of the present invention to reduce noise due to N-1 interfering signals in a direct sequence code division multiple access receiver.
The present invention provides a spread spectrum CDMA interference canceller system for reducing interference in a spread spectrum CDMA receiver having N channels, wherein each of the N channels is identified by a different chip-code signal, the system comprising: a plurality of interference cancellers, each of said interference cancellers comprising means for generating a plurality of chip-code signals; means for despreading the spread-spectrum CDMA signal into a plurality of despread signals using the plurality of chip-code signals, respectively; means for timing said plurality of chip-code signals, thereby producing a plurality of timed chip-code signals; means for spreading a plurality of despread signals using the plurality of timed chip-code signals, respectively, in response to the plurality of timed chip-code signals; means for subtracting, for the ith chip-code signal, each of the N-1 plurality of spread-spectrum-processed, despread signals from the spread-spectrum CDMA signal, the N-1 plurality of spread-spectrum-processed, despread signals not including the ith spread-spectrum-processed, despread signal, thereby producing a subtracted signal; and channel means for despreading said subtracted signal to an ith channel signal using the ith timed chip-code signal.
The present invention provides a spread spectrum CDMA interference canceller system for reducing interference in a spread spectrum CDMA receiver having N channels, wherein each of the N channels is identified by a different chip-code signal, the system comprising: a CDMA/direct sequence detector for detecting and despreading a received spread spectrum signal having a plurality of channels into a plurality of despread spread spectrum channels; a plurality of serially connected interference cancellers, each interference canceller for processing the plurality of despread spread spectrum channels and for outputting a respective plurality of estimates of the plurality of channels; a combiner for combining the multiple estimates for a particular channel using the outputs of the multiple interference cancellers to produce an average estimate.
The present invention provides a spread spectrum CDMA interference canceller system for reducing interference in a spread spectrum CDMA receiver having N channels, wherein each of the N channels is identified by a different chip-code signal, the system comprising: a plurality of serially connected interference cancellers, each interference canceller for processing a plurality of despread spread channels and for outputting a plurality of estimates of the plurality of spread channels corresponding respectively to the plurality of despread spread channels; means for combining the plurality of estimates to produce a plurality of average estimates; and decision means for processing the plurality of mean estimates.
The present invention provides a spread spectrum CDMA interference canceller system for reducing interference in a spread spectrum CDMA receiver having N channels, the spread spectrum CDMA interference canceller system having a plurality of interference cancellers, wherein each of the N channels is identified by a different chip-code signal, the system comprising: a plurality of matched filters responsive to a plurality of different chip-code signals for simultaneously despreading a plurality of spread-spectrum channels of the spread-spectrum CDMA signal into a plurality of despread signals, respectively; a plurality of chip-code signal generators responsive to the plurality of despread signals from the plurality of matched filters for simultaneously generating a plurality of timing chip-code signals, respectively; a first spreading mixer for performing spread spectrum processing on a first despread signal of the plurality of despread signals using a first timing chip-code signal of the plurality of timing chip-code signals to generate a first spread spectrum processed despread signal; a second spreading mixer for performing spread-spectrum processing on a second despread signal of the plurality of despread signals using a second timing-chip-code signal of the plurality of timing-chip-code signals to generate a second spread-spectrum-processed despread signal; an Nth spreading mixer for performing a spreading process on an Nth despread signal of the plurality of despread signals using an Nth time-chip-code signal of the plurality of time-chip-code signals to generate an Nth spread-processed despread signal; a first subtractor for subtracting from the spread CDMA signal all despread signals except the first spread-processed despread signal, thereby generating a first subtracted signal; a second subtractor for subtracting all despread signals except the second spread-spectrum-processed despread signal from the spread-spectrum CDMA signal, thereby generating a second subtracted signal; an Nth subtractor for subtracting all despread signals except the Nth spread-spectrum-processed despread signal from the spread-spectrum CDMA signal, thereby generating an Nth subtracted signal; a first channel matched filter for despreading the first subtracted signal with the first timing chip code signal into an estimate of the first channel; a second channel matched filter for despreading the second subtracted signal with a second timing chip code signal into an estimate of a second channel; an Nth channel matched filter which despreads the Nth subtracted signal as an estimate of the Nth channel using the Nth timing chip code signal; a first combiner for combining a first plurality of estimates of a first channel from the plurality of interference cancellers; a second combiner for combining a second plurality of estimates of a second channel from the plurality of interference cancellers; an Nth combiner for combining Nth estimates of an Nth channel from the plurality of interference cancellers; decision means for processing the combined evaluation.
The present invention provides a multi-channel interference canceller for a CDMA telecommunication system for use in a communication receiver, wherein each channel of the multi-channel interference canceller comprises: a plurality of despreading means, each despreading means for despreading a particular CDMA channel to produce a channel signal; a subtracting means having inputs coupled to all but a selected despreading means for outputting an interference reference signal relative to all but a selected channel of the despreading means, wherein the selected channel corresponds to the particular CDMA channel of the selected despreading means; means for integrating and combining the channel signal generated by said selected despreading means and said interference reference signal to produce an interference cancelled signal.
The present invention provides a multi-channel interference canceller for a CDMA telecommunication system for use in a communication receiver, wherein each channel of the multi-channel interference canceller comprises: a plurality of processing means, each processing means for processing a particular CDMA channel; a subtracting means having inputs connected to all but a selected one of the processing means for outputting a subtracted signal; matched filter means matched to a chip codeword for a particular CDMA channel associated with the selected processing means for filtering the subtracted signal to generate an interference cancellation signal for the particular CDMA channel associated with the selected processing means.
The present invention provides a receiver for receiving a spread spectrum channel signal among spread spectrum signals, comprising: despreading means for despreading the received spread spectrum signal for each of a plurality of particular CDMA channels to produce a first estimate of a series of estimates for each channel; means for generating a remaining estimate of the series of estimates for each channel by repeating the following operations a selected number of times: despreading the previous estimate of all other channels to produce despread other channel signals, subtracting the despread other channel signals from the received signal, and despreading the result to produce a next estimate for each channel; means for outputting a channel signal for each channel using a series of estimates for each channel.
Additional objects and advantages of the invention will be set forth in part in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. Other objects and advantages of the invention may also be realized and attained by means of the instrumentalities and combinations particularly pointed out in the appended claims.
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate preferred embodiments of the invention and together with the description, serve to explain the principles of the invention.
Fig. 1 is a block diagram of a spread spectrum CDMA interference canceller using a correlator;
fig. 2 is a block diagram of a spread spectrum CDMA interference canceller for processing multiple channels using a correlator;
fig. 3 is a block diagram of a spread spectrum CDMA interference canceller using a matcher;
fig. 4 is a block diagram of a spread spectrum CDMA interference canceller for processing multiple channels using a matcher;
fig. 5 is a block diagram of a spread spectrum CDMA interference canceller with multiple iterations for processing multiple channels;
FIG. 6 shows the data for EbThe/eta is the theoretical performance characteristic of 6 dB;
FIG. 7 shows the data for EbThe/eta is the theoretical performance characteristic of 10 dB;
FIG. 8 shows the data for EbThe/eta is the theoretical performance characteristic of 15 dB;
FIG. 9 shows the data for EbThe/eta is the theoretical performance characteristic of 20 dB;
FIG. 10 shows the data for Eb25dB of theoretical performance characteristics;
FIG. 11 shows the data for EbThe/eta is the theoretical performance characteristic of 30 dB;
fig. 12 is a block diagram of an interference canceller connected together;
fig. 13 is a block diagram incorporating the output of the interference canceller of fig. 12;
fig. 14 shows the simulated performance characteristics of EbN 30dB for asynchronous, 100 PG, same power;
fig. 15 shows the simulated performance characteristics of EbN 30dB for asynchronous, 100 PG, same power;
fig. 16 shows the simulated performance characteristics of EbN 30dB for asynchronous, 100 PG, same power;
fig. 17 shows the simulated performance characteristics of EbN 30dB for asynchronous, 100 PG, same power.
Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout the several views.
In the exemplary arrangement shown in fig. 1, a spread spectrum Code Division Multiple Access (CDMA) interference canceller is provided that reduces interference in a spread spectrum CDMA receiver having N channels. The present invention may also operate in a spread spectrum Code Division Multiplexing (CDM) system. Thus, to avoid loss of generality, the term spread-spectrum CDMA signal as used herein includes spread-spectrum CDMA signals and spread-spectrum CDM signals. In personal communication services, the interference canceller may be used in a base station or in a remote unit such as a handset.
Fig. 1 shows an interference canceller for a first channel defined by a first chip code signal. The interference canceller includes a plurality of despreading means, a plurality of timing means, a plurality of spread spectrum processing means, subtracting means, and first channel despreading means.
The plurality of despreading means despreads the received spread CDMA signal into a plurality of despread signals, respectively, using a plurality of chip-code signals. In fig. 1, a plurality of despreading means are represented as first despreading means, second despreading means, through nth despreading means. The first de-inclusion means comprises a first correlator, which is embodied, for example, as a first mixer 51, a first chip code signal generator 52, and a first integrator 54. The first integrator 54 may alternatively be a first low pass filter or a first band pass filter. A first mixer 51 is connected between the input 41 and a first chip code signal generator 52 and a first integrator 54.
The second de-inclusion means comprises a second correlator, which is embodied, for example, as a second mixer 61, a second chip-code signal generator 62, and a second integrator 64. The second integrator 64 may alternatively be a second low pass filter or a second band pass filter. A second mixer 61 is connected between the input 41 and a second chip-code signal generator 62 and a second integrator 64.
The nth deconstructing device is depicted as an nth correlator, shown, for example, as an nth mixer 71, an nth chip signal generator 72, and an nth integrator 74. The nth integrator 74 may alternatively be an nth low pass filter or an nth band pass filter. The nth mixer 71 is connected between the input 41 and the nth chip signal generator 72 and the nth integrator 74.
The first through nth despreading means may be implemented by any means capable of despreading a channel in a spread signal, as is well known in the art.
The plurality of timing means may be embodied as delay means 53, 63, 73. The first delay means 53 have a delay time T which approximates the integration time T of the first integrator 54bOr the time constant of the first low-pass filter or the first band-pass filter is the same. The second delay means 63 have a delay time T which approximates the integration time T of the second integrator 64bOr the time constant of the second low-pass filter or the second band-pass filter is the same. Similarly, the nth device 73 has a delay time T that approximates the nth integration time TbOr the time constant of the nth filter or the nth filter is the same. The integration times of the first integrator 54, the second integrator 64 to the nth integrator 74 are the same. If low pass filters are used, typically the time constants of the first low pass filter, the second low pass filter to the nth filter are the same. If band pass filters are used, the time constants of the first band pass filter, the second band pass filter, and the nth filter are the same.
The plurality of spread spectrum processing means use a timed version (i.e., delayed version) of the plurality of chip-code signals for spread spectrum processing the plurality of despread signals, respectively, each chip-code signal corresponding to a respective despread signal. The plurality of spread spectrum processing devices are embodied as, for example, a first processing mixer 55, a second processing mixer 65, and an nth processing mixer 75. The first processing mixer 55 is connected to a first integrator 54 and to the first chip-code signal generator 52 via first delay means 53. The second processing mixer 65 is connected to the second integrator 64 and to the second chip-code signal generator 62 via second delay means 63. The nth mixer 75 is connected to the nth integrator 74 and to the nth chip signal generator 72 through the nth delay device 73.
In order to reduce interference to a channel using an ith signal of a spread CDMA signal, a subtracting means subtracts each of the N-1 spread-processed despread signals which do not correspond to the ith channel from the spread CDMA signal. The subtracting means thus generates a subtraction signal. The subtracting means is denoted a first subtractor 150. The subtracting means 150 is shown connected to the output of the second processing mixer 65 via the nth mixer 75. Furthermore, the first subtracting means 150 is connected to the input 41 via a main delaying means 48.
The ith channel despreading means despreads the subtracted signal into an ith signal using the ith chip code signal. The first channel despreading means is shown as a first channel mixer 147. The first channel mixer 147 is connected to the first delay means 53 and the first subtractor 150. The first channel integrator 146 is connected to a first channel mixer 147.
The first chip signal generator 52, the second chip signal generator 62 to the Nth chip signal generator 72 generate a first chip signal, a second chip signal to an Nth chip signal, respectively. As is well known in the art, the term "chip-code signal" is used herein to refer to a spread signal of a spread spectrum signal. A typical chip-code signal is generated from a pseudo-random (PN) sequence. The first chip code signal, the second chip code signal through the Nth chip code signal can be generated from the first PN sequence, the second PN sequence through the Nth PN sequence respectively. The first PN sequence is defined or generated by a first chip code word, and the second PN sequence is defined or generated by a second chip code word until the Nth PN sequence is defined or generated by an Nth chip code word. Each of the first chip codeword, the second chip codeword, through the nth chip codeword is different, i.e., different from each other. In general, a chip codeword can be the actual order of a PN sequence or used to define the adjustments used to generate the PN sequence. The adjustment may be, for example, a delay tap of a shift register.
A first mixer 51 despreads a received spread-spectrum CDMA signal at input 41 as a first despread signal, using the first chip-code signal generated by the first chip-code signal generator 52. The first despread signal from the first mixer 51 is filtered by the first integrator 54. First integrator 54 is at time TbSuch as a time interval of one bit symbols. At the same time, the first chip signal is delayed by a delay means 53 by a time T. The delay time T is approximately equal to the integration time TbPlus system or component delays. And integration time TbIn comparison, system or component delays are typically small.
The delayed version of the first chip signal is processed with the first despread signal from the output of the first integrator 54 using a first spreading mixer 55. The output of the first spreading mixer 55 is fed to subtractors other than the first subtracter 150 for processing the second to nth channels of the spread CDMA signal.
To reduce interference to the first channel of the spread-spectrum CDMA signal, the received spread-spectrum CDMA signal is processed by the second through nth despreaders, as described below. A second channel of the spread CDMA signal is despread by the second despreading means. In a second mixer 61, a second chip-code signal generated by a second chip-code signal generator 62 despreads a second channel of the spread-spectrum CDMA signal. The despread second channel is filtered by a second integrator 64. The output of the second integrator 64 is a second despread signal. The second despread signal is spread by a second processing mixer 65 using a delayed version of the second chip-code signal. The second chip-code signal is delayed by delay means 63. The delay means 63 delays the second chip-code signal by a time T. A second channel mixer 65 spreads a timed, i.e. delayed, version of the second chip-code signal with a filtered version of the second spread-spectrum channel from the second integrator 64. The term "spread spectrum processing" as used herein includes any method of generating a spread spectrum signal by mixing or modulating a signal with a chip code signal. The spread spectrum processing may be implemented by a multiplication device, an exclusive or gate, a matched filter, or any device or circuit known in the art.
Similarly, the nth channel of the spread CDMA signal is despread by the nth despreading means. Thus, the received spread-spectrum CDMA signal has an nth channel despread by the nth mixer 71 by mixing the spread-spectrum CDMA signal with the nth chip signal from the nth chip signal generator 72. The output of the nth mixer 71 is filtered by an nth integrator 74. The output of the nth integrator 74 as the nth despread signal is a despread and filtered version of the nth channel of the spread spectrum CDMA signal. And performing spread spectrum processing on the Nth despread signal by using the delayed version of the Nth chip signal. The nth chip signal is delayed by the delay means 73. The nth channel mixer 75 spreads the timed version, i.e., the delayed version, of the nth chip signal with the nth despread signal.
In the first subtractor 150, each output of the second processing mixer 65 through the nth processing mixer 75 is subtracted from the timed version, i.e., the delayed version, of the spread spectrum CDMA signal from the input 41. The delay of the spread spectrum CDMA signal is timed by the first main delay device 48. Typically, the delay of the first main delay means 48 is a time T, which is approximately equal to the integration time of the first integrator 54 to the nth integrator 74.
A first subtracted signal is generated at the output of the first subtractor 150. The first subtracted signal for the first channel of the spread-spectrum CDMA signal is defined herein as the delayed version of the spread-spectrum CDMA signal minus the outputs from the second through nth processing mixers 65 through 75. The second to nth subtraction signals are defined identically.
The delayed version of the first chip code signal from the output of the first delay means 53 is used to despread the output of the first subtractor 150. Thus, the first subtracted signal is despread by the first channel mixer 147 using the first chip signal. The output of the first channel mixer 147 is filtered by a first channel integrator 146. This produces an output estimate d of the first channel of the spread spectrum CDMA signal1
As shown in fig. 2, a plurality of subtractors 150, 250, 350, 450 may be suitably connected to the input 41 of fig. 1 and the first expansion mixer 55, the second expansion mixer 65, the third expansion mixer through the nth expansion mixer 75. The plurality of subtractors 150, 250, 350, 450 are also connected to the main delay means 48 leading from the input 41. This arrangement produces a first subtraction signal from the first subtractor 150; generating a second subtracted signal from the second subtractor 250; generating a third subtracted signal from the third subtractor 350; until an nth subtracted signal is generated from the nth subtractor 450.
The outputs of the first subtractor 150, the second subtractor 250, the third subtractor 350 through the nth subtractor 450 are each coupled to a respective first channel mixer 147, second channel mixer 247, third channel mixer 347, through the nth channel mixer 447. Each channel mixer is coupled to a first chip code signal g1(T-T), second chip-code signal g2(T-T), third chip-code signal g3(T-T) to the Nth chip signal gNA delayed version of (T-T) is concatenated. The output of each of the respective first channel mixer 147, second channel mixer 247, third channel mixer 347, through nth channel mixer 447 is connected to the first channel integrator 146, second channel integrator 246, third channel integrator 346, through nth channel integrator 446, respectively. At the output of each of the channel integrators, a respective first channel estimate d is generated1Second channel estimate d2Third channel estimate d3To N evaluation dN
Referring to fig. 1, the use of the present invention is illustrated with a first channel of a spread spectrum CDMA signal under the condition that the operation of the second through nth CDMA channels is the same. The received spread spectrum CDMA signal at input 41 is delayed by delay means 48 and fed to a first subtractor 150. The spread-spectrum CDMA signal has second through nth channels despread with the second chip-code signal by the second mixer 61, through the nth mixer 71. Corresponding second through Nth chip-code signals are generated by the second through Nth chip-code signal generators 62 through 72. The second through nth channels are despread and filtered by the second through nth integrators 64 through 74, respectively. Despreading partially or completely removes the non-despread channels at each output of the second integrator 64 through the nth integrator 74.
In a preferred embodiment, each of the chip-code signals for the first chip-code signal generator 52, the second chip-code signal generator 62 through the nth chip-code signal generator 72 are orthogonal to each other. However, the use of orthogonal chip-code signals is not required for the operation of the present invention. When orthogonal chip-code signals are used, the despread signal possesses a respective channel plus noise at the output of each integrator. With orthogonal chip-code signals, the mixer theoretically eliminates channels that are orthogonal to the despread signal. The respective channels are spread-spectrum processed by respective processing mixers.
At the outputs of the second through nth processing mixers 65 through 75 are the delayed versions of the second through nth channels plus the noise components contained therein. Then, each of the second through nth channels is subtracted from the received spread spectrum CDMA signal by the first subtractor 150. The first subtracted signal is despread with the delayed version of the first chip signal by the first channel mixer 147 and filtered by the first channel filter 146. Thus, the second through nth channels plus noise components aligned with these channels are subtracted from the received spread-spectrum CDMA signal before despreading the first channel of the spread-spectrum CDMA signal. As shown in fig. 3, an alternative embodiment of a spread spectrum CDMA interference canceller includes a plurality of first despreading means, a plurality of spreading processing means, subtracting means, and second despreading means. In fig. 3, the plurality of despreading means are represented as first despreading means, second despreading means through nth despreading means. The first despreading means is embodied as a first matched filter 154. The first matched filter 154 has an impulse response matched to the first chip code signal for spreading processing and defining a first channel of a spread-spectrum CDMA signal. A first matched filter 154 is connected to input 41.
The second despreading means is embodied as a second matched filter 164. The second matched filter 164 has an impulse response matched to the second chip-code signal for spreading processing and defining a second channel of the spread-spectrum CDMA signal. A second matched filter 164 is connected to input 41.
The nth despreading means is embodied as an nth matched filter 174. The nth matched filter 174 has an impulse response matched to the nth chip signal for spreading processing and defining the nth channel of the spread CDMA signal. An nth matched filter 174 is connected to input 41.
The term "matched filter" as used herein includes any type of matched filter that is capable of being matched to a chip-code signal. The matched filter may be a digital filter or an analog filter. Surface Acoustic Wave (SAW) devices may be used in Radio Frequency (RF) or Intermediate Frequency (IF). Digital signal processors and Application Specific Integration Circuits (ASICs) with matched filters may be used in RF, IF, or baseband frequencies.
In fig. 3, the plurality of spread spectrum processing means are embodied as a first processing filter 55, a second processing filter 65 to an nth processing filter 75. The first processing filter 55 may be connected to the first chip-signal generator 52 via a first adjusting means 97. The second processing filter 55 may be connected to the second chip-code signal generator 62 via a second adjusting means 98. The nth processing filter 75 may be coupled to the nth chip signal generator 72 through an nth adjusting means 99. The first adjusting means 97, the second adjusting means 98 to the nth adjusting means 99 are optional and are used for adjustment of aligning the first chip signal, the second chip signal to the nth chip signal with the first despread signal, the second despread signal to the nth despread signal output from the first matched filter 154, the second matched filter 164 to the nth matched filter 174, respectively.
The subtracting means is represented as a first subtractor 150. The first subtractor 150 is connected to the outputs of the second processing mixer 65 to the nth processing mixer 75. Furthermore, the first subtractor 150 is also connected to the input 41 via the main delay means 48.
The first channel despreading means is shown as a first channel matched filter 126. The first channel matched filter 126 is connected to a first subtractor 150. The first channel matched filter 126 has an impulse response matched to the first chip code signal.
A first channel of a received spread spectrum CDMA signal at input 41 is despread by the first matched filter 154. The first matched filter 154 has an impulse response matched to the first chip code signal. The first chip code signal defines a first channel of the spread spectrum CDMA signal and is used by a first chip code signal generator 52. The first chip code signal is delayed by the adjustment means 97 by an adjustment time tau. The first processing mixer 55 performs spread spectrum processing on the output of the first matched filter 154 with the first chip signal. The output of the first processing mixer 55 is fed to subtractors other than the first subtracter 150 for processing the second through nth channels of the spread CDMA signal.
In order to reduce interference to the first spread spectrum channel, the received spread spectrum CDMA signal is processed by the second through nth despreading means as described below. The second matched filter 164 has an impulse response matched to the second chip-code signal. The second chip-code signal defines a second channel of the spread-spectrum CDMA signal and is used by a second chip-code signal generator 62. The second matched filter 164 despreads a second channel of the spread CDMA signal. The output of the second matched filter 164 is a second despread signal. The second despread signal triggers the second chip-code signal generator 62. The second processing mixer 65 also performs spread spectrum processing on the second despread signal using a timed version of the second chip-code signal. The timing of the second chip-code signal triggers a second despread signal from the second matched filter 164.
Similarly, the nth despreading means despreads an nth channel of the spread CDMA signal. Thus, the received spread-spectrum CDMA signal has an nth channel despread by the nth matched filter 174. The output of the nth matched filter 174 is an nth despread signal, i.e., a despread and filtered version of the nth channel of the spread CDMA signal. And carrying out spread spectrum processing on the N despread signal by a timing version of the N chip code signal. The timing of the nth chip signal is triggered by the nth despread signal from the nth filter 174. The nth processing mixer 75 performs a spreading process on the timed version of the nth chip code signal using the nth despread signal.
In the first subtractor 150, each output of the second processing mixer 65 through the nth processing mixer 75 is subtracted from the delayed version of the spread-spectrum CDMA signal from the input 41. The delay of the spread spectrum CDMA signal is timed by the first main delay device 48. The delay means 48 is set to be aligned with the despread signals of the second to nth spread processes subtracted from the spread CDMA signal. This produces a first subtracted signal at the output of the first subtractor 150. The subtracted signal is despread by the first channel matched filter 126. This produces an output estimate d of the first channel of the spread-spectrum CDMA signal1
As shown in fig. 4, a plurality of subtractors 150, 250, 350, 450 may be suitably connected to the outputs of the first processing mixer, the second processing mixer, the third processing mixer through the nth processing mixer, and to the main delay device 48 leading from the input 41. The first subtraction signal is output by the first subtractor 150; the second subtraction signal is output by the second subtractor 250; the third subtracted signal is output by the third subtractor 350; until the nth subtracted signal is output by the nth subtractor 450.
The outputs of the first subtractor 150, the second subtractor 250, the third subtractor 350 through the nth subtractor 450 are each coupled to a respective first channel matched filter 126, second channel matched filter 226, third channel filter 326, through the nth channel filter 426. The first channel matched filter 126, the second channel matched filter 226, the third channel filter 326, through the nth channel filter 426 have impulse responses matched to the first chip signal, the second chip signal, the third chip signal through the nth chip signal of the spread-spectrum CDMA signal that define the first channel, the second channel, the third channel, through the nth channel, respectively. At each output of the corresponding first channel matched filter 126, second channel matched filter 226, third channel filter 326, through nth channel filter 426, an estimate d of the corresponding first channel is generated1Second channel assessmentEstimate d2Third channel estimate d3To the Nth channel estimate dN
The use of the present invention is illustrated with the first channel of a spread spectrum CDMA signal under the condition that the operation of the second through nth CDMA channels is the same. The received spread spectrum CDMA signal at input 41 is delayed by delay means 48 and fed to a first subtractor 150. The spread CDMA signal has second to nth channels despread by the second to nth matched filters 164 to 174. This despreading removes other CDMA channels from the respective despread channels. In a preferred embodiment, each chip-code signal used by the first channel, the second channel through the nth channel is orthogonal to the other chip-code signals. At the output of the first matched filter 154, the second matched filter 164 through the nth matched filter 174 are the first despread signal, the second despread signal through the nth despread signal, and noise.
Each channel is spread by each processing mixer. Thus, at the output of the second through nth processing mixers 65 through 75 are the delayed versions of the second through nth despread signals plus the noise components contained therein. Each spread-processed despread signal is then subtracted from the received spread-spectrum CDMA signal by a first subtractor 150. This produces a first subtracted signal. The first subtracted signal is despread using the first channel matched filter 126. Thus, the second through nth channels plus noise components aligned with these channels are subtracted from the received spread-spectrum CDMA signal before despreading the first channel of the spread-spectrum CDMA signal.
As is known in the art, the correlator and matched filter may be interchanged to achieve the same function. Fig. 1 to 3 show alternative embodiments using correlators or matched filters. Changes may also be made to these settings. For example, the plurality of despreading means may be embodied as a plurality of matched filters, and the channel despreading means may be embodied as one correlator. Alternatively, the plurality of despreading means may be a combination of matched filters and correlators. Furthermore, the spread spectrum processing means may be embodied as a matched filter or SAW, or an xor gate, or other device for mixing the despread signal with the chip-code signal. Any spread-spectrum despreader or demodulator may despread the spread-spectrum CDMA signal, as is known in the art. The particular circuits shown in fig. 1 through 4 illustrate the invention by way of example.
As shown in fig. 5, the concepts taught in fig. 1-4 may be repeated. Fig. 5 shows a first plurality of interference cancellers 511, 512, 513, a second plurality of interference cancellers 521, 522, 523, up to an nth plurality of interference cancellers 531, 532, 533. Each of the plurality of interference cancellers includes the appropriate components already discussed with reference to fig. 1-4. The input is delayed by a delay means in each interference canceller.
The received spread spectrum CDMA signal has interference first cancelled by the first plurality of interference cancellers 511, 512, 513, thereby producing a first set of estimates, namely: first estimation d of first, second to Nth channels of a spread spectrum CDMA signal11Second evaluation d12Evaluation of d to N1N. The first set of estimates can have interference cancelled by the second plurality of interference cancellers 521, 522, 523. First set of estimates d of the first, second to Nth channels11、d12、…,d1NIs inputted to the second plurality of interference cancellers, the interference cancellers 521, the interference cancellers 522 through the nth interference cancellers 523 of the second plurality of interference cancellers. The second plurality of interference cancellers thereby producing a second set of estimates, d, of the first channel, the second channel through the nth channel21、d22、…,d2N. Similarly, the second set of evaluations can be passed through a third plurality of interference cancellers, and ultimately through the mth set of interference cancellers 531, 532, 533, respectively.
The present invention also includes a method of reducing interference in a spread spectrum CDMA receiver having N chip-code channels. Each of the N channels is identified by a different chip-code signal. The method includes the step of despreading the spread-spectrum CDMA signal with a plurality of chip-code signals into a plurality of despread signals, respectively. A timing version of the plurality of chip-code signals is applied to spread the plurality of despread signals with the chip-code signals corresponding to each despread signal. Subtracting each of the N-1 spread-processed, despread signals from the spread-spectrum CDMA signal, said N-1 spread-processed, despread signals not including the spread-spectrum-processed signal of the ith despread signal, thereby producing a subtracted signal. The subtracted signal is despread to generate an ith channel.
Error P for direct sequence spread spectrum CDMA systemeThe probability of (c) is:
where erfc is the complementary error function, SNR is the signal-to-noise ratio, and α is 1 ≦ 2. The value of a depends on how a particular interference canceller system is designed.
The SNR and method after interference cancellation is given by:
where N is the number of channels, PG is the processing gain, R is the number of interference canceller reproductions, EbIs the energy per information bit and η is the noise spectral density.
FIG. 6 shows when EbThe theoretical performance characteristics of the interference canceller and its method when/η is 6 dB. It shows performance characteristics of the SNR versus PG/N that do not conform to the interference canceller. The lowest curve (R ═ 0) is characteristic of no interference cancellers. The improved performance of using one and two interference cancellers as shown in fig. 5 is shown for the curves of R-1 and R-2. When PG/N → 1, there is an SNR that works inefficiently. If PG > N, the output SNR of the interference canceller is close to EbEta. Furthermore, if (N/PG)R+1Then, then
SNR→(Eb/η)(1-N/PG)。
FIG. 7 shows the data for EbAnd/η is the theoretical performance characteristic at 10 dB. Fig. 7 shows that reusing the interference canceller three times can produce a 4dB improvement with N/PG 2.
FIG. 8 shows the data for EbAnd/η is the theoretical performance characteristic at 15 dB. Using this bit energy to noise ratio, reusing the interference canceller twice can yield a 6dB improvement with N/PG 2.
FIG. 9 shows the data for EbAnd/η is the theoretical performance characteristic at 20 dB. Using this bit energy to noise ratio, reusing the interference canceller twice can yield a 6dB improvement with N/PG 2. Similarly, fig. 10 and 11 show that reusing the interference canceller once can produce a greater than 10dB improvement with N/PG 2.
The invention can be extended to multiple interference cancellers. As shown in fig. 12, a received spread spectrum signal r (t) is despread and detected by CDMA/DS detector 611. Each channel is represented as an output O01,O02,O03,…,O0m. Thus, each output is a despread spread-spectrum channel obtained from the received spread-spectrum signal r (t). Each of the CDMA/DS detectors 611The outputs pass through a plurality of interference cancellers 612, 613, …, 614 connected in series. As previously described, each spread-spectrum channel is processed through interference cancellation. The input to each interference canceller is obtained by sampling and holding the previous stage output once per bit. For channel i, the first interference canceller at time T ═ T + τiThe output of the CDMA/DS detector is sampled. This value is kept constant as input until T ═ 2T + τi(ii) a The next bit value is sampled at that time. Thus, the input waveform to the interference canceller is the original data waveform di(t-τi) Evaluation of (d)i(t-τi) And the output is another estimate di(t-τi). Outputting M spread spectrum channels0iI-1, 2, …, M, is passed through the interference canceller 612 to generate a new corresponding set of channel outputs O1i,i=1,2,…,M。
As shown in fig. 13, the outputs of a particular spread spectrum channel may be combined, with the outputs being at the output of each interference canceller. Accordingly, the combiner 615 may combine the first channel output from the CDMA/DS detector 611 and the output O from the first interference canceller 61211Output O from the second interference canceller 61321Up to output O from nth interference canceller 614N1And (4) combining. Each output to be combined has a corresponding bit. Thus, each Os1Is inserted with "s" bit time delays. The combined output then passes through decision device 616. A decision is made for each spread spectrum channel to name the output of each combiner 615, 617, 619 as: channel 1 average output O1Channel 2 average output O2And channel M average output OM. Each average output passes sequentially through decision device 616, decision device 618, and decision device 620. Preferably, these average outputs have an amplification factor C that can be varied according to a particular designj. In a preferred embodiment, Cj=1/2j. It allows combining the outputs of the various interference cancellers in a particular way.
Figures 14-17 show the arrangement of figures 12 and 13The simulated performance characteristics of (1). Fig. 14-17 are for asynchronous channels (the relative time delays are uniformly distributed between 0 and the bit time T), the processing gain is 100, and all users have the same power and thermal signal-to-noise ratio (E of 30 dB)bEta). Length 8191 Gold codes (Gold codes) are used for PN sequences.
In fig. 14, the performance characteristics of each output stage of fig. 12 are shown. Thus, S0 represents the BER characteristic at the output of the CDMA/DS detector 611, S1 represents the BER characteristic at the output of the interference canceller 612, S2 represents the BER characteristic at the output of the interference canceller 613, and so on. The combination of the outputs of the interference cancellers is not used in determining the performance characteristics shown in fig. 14. Instead, the performance characteristic is to repeatedly use the interference canceller. As indicated, in each of the sequential figures, each figure shows the output of one feature of the CDMA/DS detector 611.
Fig. 15 shows performance characteristics when the outputs of sequential interference cancellers are combined. Which shows the performance characteristics of a particular channel. Thus, curve S0 is the output of CDMA/DS detector 611. The curve S1 represents the BER performance of the average of the outputs of the CDMA/DS detector 611 and the interference canceller 612. Here, C0=C1=1/2 CjJ is not equal to 0, 1. Curve S2 represents the average BER performance of the outputs of the interference canceller 613 and 612. The curve S2 is determined by the combiner shown in fig. 13. Here, C0And C1Is set equal to 1/2, and all other C' sjIs set to 0. Similarly, curve S3 is the performance of the outputs of the second and third interference cancellers averaged together. Thus, curve S3 is the performance characteristic averaged between the outputs of the second and third interference cancellers. Curve S4 is the performance characteristic of the average output of the third and fourth interference cancellers. At a certain moment, only two interference cancellers are used to determine the performance characteristics of the average output of these particular interference cancellers. Fig. 16 shows the conventional outputs of the CDMA/DS detector 611, and the first and second interference cancellers 612, 613. Further, the average output of the CDMA/DS detector 611, and the first interference canceller 612 is denoted as S1 AVG. First interference cancellerThe average BER performance of the outputs of the 612 and second interference canceller 613 is represented as an average output S2 AVG.
Fig. 17 shows performance characteristics consistent with those shown in fig. 16, but with signal-to-noise ratios in dB.
It will be apparent to those skilled in the art that various modifications may be made in the spread spectrum CDMA interference canceller and method thereof without departing from the scope and spirit of the invention, and the invention is intended to cover modifications and variations of the spread spectrum CDMA interference canceller and their equivalents as defined in the scope of the appended claims of this application.

Claims (3)

1. A spread spectrum CDMA interference canceller system for reducing interference in a spread spectrum CDMA receiver having N channels, wherein each of the N channels is identified by a different chip-code signal, the system comprising:
a CDMA/direct sequence detector for detecting and despreading a received spread spectrum signal having a plurality of channels into a plurality of despread spread spectrum channels;
a plurality of serially connected interference cancellers, each interference canceller for processing the plurality of despread spread spectrum channels and for outputting a respective plurality of estimates of the plurality of channels; and
a combiner for combining the multiple estimates for a particular channel using the outputs of the multiple interference cancellers to produce an average estimate.
2. The spread-spectrum CDMA interference canceller system of claim 1, wherein
The plurality of estimates for the particular channel includes a first plurality of estimates for a first channel used to produce a first average output for channel 1, a second plurality of estimates for a second channel used to produce a second average output for channel 2, and an Mth plurality of estimates for an Mth channel used to produce an Mth average output for channel M;
further comprising decision means for processing the first average output of channel 1, the second average output of channel 2, and the mth average output of channel M.
3. The spread-spectrum CDMA interference canceller system of claim 1, wherein
The respective plurality of estimates for the plurality of channels includes a first plurality of estimates for a first channel used to produce a first average output for channel 1, a second plurality of estimates for a second channel used to produce a second average output for channel 2, and an mth plurality of estimates for an mth channel used to produce an mth average output for channel M.
HK03102489.1A 1994-07-26 2003-04-08 Spread spectrum interference canceler system HK1050966B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/279,477 US5553062A (en) 1993-04-22 1994-07-26 Spread spectrum CDMA interference canceler system and method
US08/279,477 1994-07-26

Publications (2)

Publication Number Publication Date
HK1050966A1 HK1050966A1 (en) 2003-07-11
HK1050966B true HK1050966B (en) 2006-04-21

Family

ID=

Similar Documents

Publication Publication Date Title
CN1165125C (en) Method of Reducing Interference in Spread Spectrum Code Division Multiple Access Receiver
HK1050966B (en) Spread spectrum interference canceler system
HK1050965B (en) Spread spectrum interference canceler system
HK1050967B (en) Spread spectrum interference canceler system
HK1065190B (en) Method for reducing interference in a spread-spectrum receiver
HK1066657B (en) Spread spectrum interference canceler system and method
HK1066945B (en) Spread spectrum interference canceler