GB838247A - Improvements in or relating to transistor circuit arrangements - Google Patents
Improvements in or relating to transistor circuit arrangementsInfo
- Publication number
- GB838247A GB838247A GB36486/57A GB3648657A GB838247A GB 838247 A GB838247 A GB 838247A GB 36486/57 A GB36486/57 A GB 36486/57A GB 3648657 A GB3648657 A GB 3648657A GB 838247 A GB838247 A GB 838247A
- Authority
- GB
- United Kingdom
- Prior art keywords
- transistor
- charge
- pulse
- transistors
- imparted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000002800 charge carrier Substances 0.000 abstract 4
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
Landscapes
- Radar Systems Or Details Thereof (AREA)
- Meter Arrangements (AREA)
- Static Random-Access Memory (AREA)
Abstract
838,247. Electronic stepping registers. PHILIPS ELECTRICAL INDUSTRIES Ltd. Nov. 22, 1957 [Nov. 27, 1956], No. 36486/57. Class 106 (1). In a transistor chain circuit in which the presence or absence of stored free charge carriers in the base zone of a transistor determines the free charge storage in the base zone of a succeeding transistor by means of pulses fed to the transistor collectors at predetermined time intervals, the collector of the preceding transistor is connected through a resistor conducting in both directions to the base of the succeeding transistor, the value of this resistor together with that of a resistor in the collector circuit of the preceding transistor being sufficiently large to prevent any appreciable leakage of free charge carriers from the succeeding transistor in the interval between successive pulses supplied to the two transistors. In the circuit shown, Fig. 1, odd and even transistors receive pulses alternately from separate sources A, B, Fig. 2, each pulse being followed by a charge-erasing pulse A', B' applied to the bases. If initially no transistor contains free charge carriers, the first pulse A will charge the bases of even transistors 2, 4, 6 by current flow through resistors 19, 21, 23. When the following pulse B is received, these transistors will be highly conductive and no charge will be imparted to the bases of the odd transistors 3, 5. If free charge carriers are introduced into transistor 1, e.g. by a light pulse, when the next pulse A is supplied, a current I 1 will flow, thus preventing a charge being imparted to transistor 2: thus the next pulse B will not cause transistor 2 to conduct (see absence of I 2 , Fig. 2) but will charge transistor 3 which then conducts (current I 3 ) upon receipt of the next pulse A and so on. Thus the charge imparted to transistor 1 is shifted along the chain as absence and presence of charge alternately (see also I 4 -I 6 , Fig. 2). The circuit may be used for shifting binary information, e.g. in a calculating-machine or automatic telephone system. Specification 835,907 is referred to.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| NL357432X | 1956-11-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB838247A true GB838247A (en) | 1960-06-22 |
Family
ID=19785272
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB36486/57A Expired GB838247A (en) | 1956-11-27 | 1957-11-22 | Improvements in or relating to transistor circuit arrangements |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US3001089A (en) |
| BE (1) | BE562668A (en) |
| CH (1) | CH357432A (en) |
| DE (1) | DE1043394B (en) |
| FR (1) | FR1200763A (en) |
| GB (1) | GB838247A (en) |
| NL (2) | NL106421C (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| NL248378A (en) * | 1959-03-30 | |||
| GB966600A (en) * | 1961-12-07 | 1964-08-12 | Standard Telephones Cables Ltd | Improvements in transistor logic circuitry for digital systems |
| DE1276143B (en) * | 1964-10-14 | 1968-08-29 | Siemens Ag | Circuit arrangement for switching through radar echo pulses |
| US3348066A (en) * | 1965-03-17 | 1967-10-17 | Automatic Elect Lab | Arrangements of one-transistor bistable circuits |
| US3699541A (en) * | 1970-12-31 | 1972-10-17 | Bell Telephone Labor Inc | Two-terminal transistor memory utilizing emitter-base avalanche breakdown |
| US3699540A (en) * | 1970-12-31 | 1972-10-17 | Bell Telephone Labor Inc | Two-terminal transistor memory utilizing collector-base avalanche breakdown |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US2594336A (en) * | 1950-10-17 | 1952-04-29 | Bell Telephone Labor Inc | Electrical counter circuit |
| US2644892A (en) * | 1952-06-02 | 1953-07-07 | Rca Corp | Transistor pulse memory circuits |
| NL191850A (en) * | 1952-10-09 | |||
| BE546329A (en) * | 1955-04-20 | |||
| US2848658A (en) * | 1955-04-29 | 1958-08-19 | Tung Sol Electric Inc | Light responsive circuit |
| US2910596A (en) * | 1955-08-03 | 1959-10-27 | Carlson Arthur William | Non-saturating transistor ring counter |
-
0
- NL NL212520D patent/NL212520A/xx unknown
- BE BE562668D patent/BE562668A/xx unknown
- NL NL106421D patent/NL106421C/xx active
-
1957
- 1957-11-01 US US693884A patent/US3001089A/en not_active Expired - Lifetime
- 1957-11-22 GB GB36486/57A patent/GB838247A/en not_active Expired
- 1957-11-23 DE DEN14377A patent/DE1043394B/en active Pending
- 1957-11-25 CH CH357432D patent/CH357432A/en unknown
- 1957-11-25 FR FR1200763D patent/FR1200763A/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| CH357432A (en) | 1961-10-15 |
| DE1043394B (en) | 1958-11-13 |
| NL106421C (en) | |
| US3001089A (en) | 1961-09-19 |
| NL212520A (en) | |
| FR1200763A (en) | 1959-12-24 |
| BE562668A (en) |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3138759A (en) | Pulse spacing detection circuit | |
| GB866282A (en) | Improvements in shifting registers | |
| GB879651A (en) | Improvements in or relating to transistor circuits | |
| US2951230A (en) | Shift register counter | |
| US2991374A (en) | Electrical memory system utilizing free charge storage | |
| GB980284A (en) | Tunnel diode multistable state circuits | |
| US2898479A (en) | Clock pulse circuit for transistor flip-flop | |
| GB1392592A (en) | Stable current reference circuit | |
| GB838247A (en) | Improvements in or relating to transistor circuit arrangements | |
| US2851219A (en) | Serial adder | |
| GB1217232A (en) | Improvements in or relating to high speed switching networks | |
| US2808203A (en) | Binary shift register | |
| GB945379A (en) | Binary trigger | |
| US2956180A (en) | Pulse shift monitoring circuit | |
| US3047817A (en) | Electronic ring circuit distributor including selectable interrupting means and output gates to provide non-overlapping operation | |
| US3299290A (en) | Two terminal storage circuit employing single transistor and diode combination | |
| GB1289799A (en) | ||
| US3038084A (en) | Counter memory system utilizing carrier storage | |
| US3348199A (en) | Electrical comparator circuitry | |
| US3188484A (en) | Pulse synchronizer | |
| US3200264A (en) | Random selector | |
| US2983828A (en) | Switching circuits | |
| US3056045A (en) | Electronic switching unit for the construction of information storage devices, counters and the like | |
| US3040187A (en) | Differential rate circuit | |
| US3427470A (en) | Multiple level logic circuits |