[go: up one dir, main page]

GB2530962B - Method and system for implementing a bit array in a cache line - Google Patents

Method and system for implementing a bit array in a cache line Download PDF

Info

Publication number
GB2530962B
GB2530962B GB1601479.7A GB201601479A GB2530962B GB 2530962 B GB2530962 B GB 2530962B GB 201601479 A GB201601479 A GB 201601479A GB 2530962 B GB2530962 B GB 2530962B
Authority
GB
United Kingdom
Prior art keywords
implementing
cache line
bit array
bit
array
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
GB1601479.7A
Other versions
GB201601479D0 (en
GB2530962A (en
Inventor
Steinmacher-Burow Burkhard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of GB201601479D0 publication Critical patent/GB201601479D0/en
Publication of GB2530962A publication Critical patent/GB2530962A/en
Application granted granted Critical
Publication of GB2530962B publication Critical patent/GB2530962B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893Caches characterised by their organisation or structure
    • G06F12/0895Caches characterised by their organisation or structure of parts of caches, e.g. directory or tag array
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/3004Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043LOAD or STORE instructions; Clear instruction
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806Multiuser, multiprocessor or multiprocessing cache systems
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3824Operand accessing
    • G06F9/3834Maintaining memory consistency
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3836Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
    • G06F9/3851Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution from multiple instruction streams, e.g. multistreaming
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/52Program synchronisation; Mutual exclusion, e.g. by means of semaphores

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Stored Programmes (AREA)
  • Logic Circuits (AREA)
GB1601479.7A 2013-07-11 2014-07-01 Method and system for implementing a bit array in a cache line Active GB2530962B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB1312446.6A GB2516092A (en) 2013-07-11 2013-07-11 Method and system for implementing a bit array in a cache line
PCT/IB2014/062757 WO2015004571A1 (en) 2013-07-11 2014-07-01 Method and system for implementing a bit array in a cache line

Publications (3)

Publication Number Publication Date
GB201601479D0 GB201601479D0 (en) 2016-03-09
GB2530962A GB2530962A (en) 2016-04-06
GB2530962B true GB2530962B (en) 2020-04-22

Family

ID=49081142

Family Applications (2)

Application Number Title Priority Date Filing Date
GB1312446.6A Withdrawn GB2516092A (en) 2013-07-11 2013-07-11 Method and system for implementing a bit array in a cache line
GB1601479.7A Active GB2530962B (en) 2013-07-11 2014-07-01 Method and system for implementing a bit array in a cache line

Family Applications Before (1)

Application Number Title Priority Date Filing Date
GB1312446.6A Withdrawn GB2516092A (en) 2013-07-11 2013-07-11 Method and system for implementing a bit array in a cache line

Country Status (5)

Country Link
JP (1) JP6333371B2 (en)
CN (1) CN105378686B (en)
DE (1) DE112014003212T5 (en)
GB (2) GB2516092A (en)
WO (1) WO2015004571A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6458163B2 (en) 2015-03-26 2019-01-23 スパイレーション インコーポレイテッド ディー ビー エイ オリンパス レスピラトリー アメリカ Biopsy sample retention mechanism
EP3665580B1 (en) * 2017-08-08 2023-03-08 Continental Automotive Technologies GmbH Method of operating a cache

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003030051A (en) * 2001-07-19 2003-01-31 Sony Corp Data processing device and data access method
US20030088737A1 (en) * 2001-11-05 2003-05-08 Lee Burton Bandwidth enhancement for uncached devices
WO2011023679A1 (en) * 2009-08-31 2011-03-03 International Business Machines Corporation Transactional memory system with efficient cache support
US20110219215A1 (en) * 2010-01-15 2011-09-08 International Business Machines Corporation Atomicity: a multi-pronged approach
US20120185672A1 (en) * 2011-01-18 2012-07-19 International Business Machines Corporation Local-only synchronizing operations

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03172947A (en) * 1989-11-13 1991-07-26 Matra Design Semiconductor Inc Microcomputer system
WO2001063240A2 (en) * 2000-02-25 2001-08-30 Sun Microsystems, Inc. Maintaining high snoop traffic throughput and preventing cache data eviction during an atomic operation
US7127559B2 (en) * 2001-07-10 2006-10-24 Micron Technology, Inc. Caching of dynamic arrays
EP2159702B1 (en) * 2007-06-20 2013-04-17 Fujitsu Limited Cache control device and control method
CN100478918C (en) * 2007-10-31 2009-04-15 中国人民解放军国防科学技术大学 Segmental high speed cache design method in microprocessor and segmental high speed cache
US8296524B2 (en) * 2009-06-26 2012-10-23 Oracle America, Inc. Supporting efficient spin-locks and other types of synchronization in a cache-coherent multiprocessor system
US8543769B2 (en) * 2009-07-27 2013-09-24 International Business Machines Corporation Fine grained cache allocation

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003030051A (en) * 2001-07-19 2003-01-31 Sony Corp Data processing device and data access method
US20030088737A1 (en) * 2001-11-05 2003-05-08 Lee Burton Bandwidth enhancement for uncached devices
WO2011023679A1 (en) * 2009-08-31 2011-03-03 International Business Machines Corporation Transactional memory system with efficient cache support
US20110219215A1 (en) * 2010-01-15 2011-09-08 International Business Machines Corporation Atomicity: a multi-pronged approach
US20120185672A1 (en) * 2011-01-18 2012-07-19 International Business Machines Corporation Local-only synchronizing operations

Also Published As

Publication number Publication date
GB2516092A (en) 2015-01-14
DE112014003212T5 (en) 2016-04-28
JP2016526739A (en) 2016-09-05
CN105378686A (en) 2016-03-02
JP6333371B2 (en) 2018-05-30
WO2015004571A1 (en) 2015-01-15
CN105378686B (en) 2018-05-29
GB201601479D0 (en) 2016-03-09
GB201312446D0 (en) 2013-08-28
GB2530962A (en) 2016-04-06

Similar Documents

Publication Publication Date Title
IL287072B (en) Method and device for forming grooves in pipe elements
HUE036878T2 (en) Data replication method and storage system
GB2575138B (en) Big data in process control systems
GB2522512B (en) Method and device for managing a memory
SG11201602343VA (en) Underwater system and method
EP2988204A4 (en) Memory extension system and method
SG11201505294SA (en) A method and system for assessing fibrosis in a tissue
GB201301498D0 (en) System and method for replicating data
GB2517361B (en) Method and system for operating a memory
GB201313863D0 (en) A method for a logging process in a data storage system
EP3026573A4 (en) Data storage method and apparatus
EP2987193A4 (en) Method and apparatus for energy storage
EP2985566A4 (en) Data generation method and data generation device
EP3063636A4 (en) Memory management method and apparatus
SG11201510487TA (en) Methods and systems for orienting in a wellbore
GB2530962B (en) Method and system for implementing a bit array in a cache line
GB2530234B (en) Method and system for implementing a dynamic array data structure in a cache line
GB2516974B (en) Fishing line retrieval system and method
GB201316429D0 (en) A system and method for co-ordering
GB2512947B (en) Distributed data storage system and method
ZA201407653B (en) System and method for communicating in a vehicle consist
SG11201503206XA (en) A system and method for providing data
GB201318478D0 (en) A method and apparatus for use with different memory maps
GB2512782B (en) Method and system for data storage
GB201407646D0 (en) System and method for data provision

Legal Events

Date Code Title Description
746 Register noted 'licences of right' (sect. 46/1977)

Effective date: 20200608