[go: up one dir, main page]

EP2614539A1 - Composant semi-conducteur optoélectronique et son procédé de fabrication - Google Patents

Composant semi-conducteur optoélectronique et son procédé de fabrication

Info

Publication number
EP2614539A1
EP2614539A1 EP11755046.7A EP11755046A EP2614539A1 EP 2614539 A1 EP2614539 A1 EP 2614539A1 EP 11755046 A EP11755046 A EP 11755046A EP 2614539 A1 EP2614539 A1 EP 2614539A1
Authority
EP
European Patent Office
Prior art keywords
carrier
semiconductor chip
semiconductor
component
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP11755046.7A
Other languages
German (de)
English (en)
Inventor
Markus Pichlmaier
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ams Osram International GmbH
Original Assignee
Osram Opto Semiconductors GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Osram Opto Semiconductors GmbH filed Critical Osram Opto Semiconductors GmbH
Publication of EP2614539A1 publication Critical patent/EP2614539A1/fr
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/85—Packages
    • H10H20/858—Means for heat extraction or cooling
    • H10H20/8581—Means for heat extraction or cooling characterised by their material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/85—Packages
    • H10H20/858—Means for heat extraction or cooling
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/03—Use of materials for the substrate
    • H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10007—Types of components
    • H05K2201/10106—Light emitting diode [LED]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/85—Packages
    • H10H20/8506—Containers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10H—INORGANIC LIGHT-EMITTING SEMICONDUCTOR DEVICES HAVING POTENTIAL BARRIERS
    • H10H20/00—Individual inorganic light-emitting semiconductor devices having potential barriers, e.g. light-emitting diodes [LED]
    • H10H20/80—Constructional details
    • H10H20/85—Packages
    • H10H20/857—Interconnections, e.g. lead-frames, bond wires or solder balls
    • H10W72/884—

Definitions

  • the present invention relates to an optoelectronic semiconductor component with a carrier and a
  • the invention relates to a method for producing such an optoelectronic component according to claim 10.
  • the document DE 11 2005 002 419 T5 discloses a housing for an optoelectronic component. Conventionally, optoelectronic
  • AIN ceramic Semiconductor devices on a semiconductor chip, which is arranged on a AIN ceramic.
  • the AIN ceramic with applied semiconductor chip is applied to a metal core board, for example glued.
  • the AIN ceramic can not be soldered to the metal core board due to the thermal expansion coefficient. Due to the
  • the metal core board has, for example, Al.
  • the invention is based on the object
  • Specify optoelectronic semiconductor device which is characterized by improved thermal resistance. Further, the invention has for its object to provide a shortened and simplified production of such a device.
  • Advantageous developments of the device and its method are the subject of the dependent claims.
  • Semiconductor chip provided, wherein the semiconductor chip has an active layer for generating electromagnetic radiation.
  • the carrier has on a top electrical conductor tracks for electrical contacting of the
  • the semiconductor chip is mounted on the carrier.
  • the carrier contains a silicon nitride such as S13N4 or molybdenum (Mo) or a molybdenum alloy or is made of one or more of said materials or is made of one of these materials.
  • the carrier is not a composite carrier.
  • An optoelectronic component is in particular a
  • Component that allows the conversion of electronically generated energy into light emission or vice versa.
  • the optoelectronic component is a radiation-emitting component.
  • the semiconductor chip has a fastening side with which the semiconductor chip is arranged on the carrier. In a development, the semiconductor chip is mounted directly on the carrier.
  • the semiconductor chip has a radiation exit side, which lies opposite the attachment side, and from which the radiation emitted by the semiconductor chip emerges for the most part.
  • the semiconductor chip is em, for example
  • surface-emitting chip for example, a light-emitting diode (LED).
  • LED light-emitting diode
  • the conventionally used AIN ceramic as a carrier is in particular by the Si N ⁇ ceramic as a carrier or
  • Molybdenum circuit board replaced as a carrier. Due to the high electricity modulus of S13N4 and molybdenum, the carrier can be externally mounted directly with the semiconductor chip applied. The use of an additional metal core board is advantageously not necessary, so that simplifies and shortens, among other things, the manufacturing process.
  • the thermal resistance of the component is composed here of the thermal resistance of the semiconductor chip, the thermal resistance of the solder between
  • the thermal resistance is thus reduced by the thermal resistance of AIN ceramic and the adhesive layer between AIN ceramic and
  • the conventionally used metal core board can thus be saved in the present case. This advantageously improves the thermal resistance, in particular the thermal resistance. Due to the reduced number of used components of the device shortened and
  • the manufacturing process is simplified. Next, the device can be easily mounted externally.
  • the semiconductor chip is connected to a connection layer, such as an electrically conductive adhesive layer or a solder layer electrically conductively connected to the carrier and mechanically fixed thereto.
  • a connection layer such as an electrically conductive adhesive layer or a solder layer electrically conductively connected to the carrier and mechanically fixed thereto.
  • the active layer of the semiconductor chip preferably has a pn junction, a double heterostructure, a
  • SQW Single quantum well structure
  • MQW multiple quantum well structure
  • the semiconductor chip in particular the active layer, contains at least one III / V semiconductor material, for example a material from the material systems In x GayAl ] __ x _yP, In x GayAl ] __ x _yN or In x GayAl ] __ x _yAs, each with 0 ⁇ x, y ⁇ 1 and x + y ⁇ 1.
  • III / V semiconductor materials are used for generating radiation in the ultraviolet (In x GayAl ] __ x _yN), above the visible
  • the carrier has fastening elements for external attachment of the component.
  • a direct external attachment of the component to external components can thus be made possible.
  • the component can be mounted directly externally due to the high electricity modulus of S13N4 or molybdenum as a carrier.
  • the openings of the carrier are laterally spaced in a development of a mounting region of the
  • the semiconductor chip is a thin-film LED.
  • a thin-film LED is considered in the context of the application, an LED during its production, the growth substrate, on a semiconductor layer sequence, the
  • Semiconductor chip forms, for example epitaxially
  • the semiconductor chip has a training
  • Conductor attached, for example, with an electrical adhesive layer or a solder layer.
  • Chips opposite the underside are made by the
  • the bonding wire is guided in this case from the top of the chip to another trace of the carrier.
  • Carriers are arranged for short-circuit avoidance, for example by means of a distance or an electrically insulating layer from each other electrically insulated.
  • the semiconductor chip may be a flip-chip.
  • a one-sided electrical contacting of the semiconductor chip takes place.
  • the one-sided contacting is particularly preferably carried out on the underside of the chip.
  • flip-chips are known in the art and are therefore not explained in detail here.
  • the conductor tracks of the carrier contain a metallization.
  • the tracks have NiPdAu.
  • a plurality of semiconductor chips are mounted directly on the carrier.
  • the semiconductor chips are preferably fastened in each case with an underside on a respective conductor track of the carrier and with these
  • the upper sides of the semiconductor chips are preferably electrically conductively connected to a further conductor track of the carrier.
  • a bonding wire is the upper sides of the semiconductor chips are preferably electrically conductively connected to a further conductor track of the carrier.
  • a semiconductor chip is arranged on a separate first conductor track of the carrier, wherein the bonding wire of each semiconductor chip is electrically conductively connected to the conductor track of an adjacent semiconductor chip. In this case, a series connection of the semiconductor chips takes place. Lead the conductor tracks of the carrier
  • the semiconductor chip or the semiconductor chips are soldered onto the carrier, for example by means of an electrically conductive solder layer.
  • the inventive method is characterized in particular by a shortened and simplified manufacturing process.
  • a conventionally used metal core board can be saved, whereby the
  • the semiconductor chip is applied to the carrier by means of a soldering process.
  • a soldering process for example, an electrically conductive solder layer
  • the semiconductor chips are applied directly to the carrier by means of a soldering process.
  • a semiconductor chip is arranged on a conductor track of the carrier and with this electrically conductive
  • the conductor tracks of the individual semiconductor chips are electrically isolated from one another by means of a distance or an electrically insulating layer.
  • the further electrical contacting takes place for example by means of a bonding wire from the top of each
  • apertures are formed in the carrier.
  • the apertures are advantageously laterally spaced from the mounting area of the or
  • Screw on in which a screw is inserted, which allows an external mounting.
  • the device is thus directly mountable, for example, the end user, for example, screwable.
  • Such direct mountability is made possible, inter alia, by the high electricity modulus of the material of the carrier, ie of the S13N4 or molybdenum.
  • Figures 1, 2, 4 each have a schematic cross section of a
  • Figure 3A is a schematic plan view of another
  • Figure 3B is a schematic cross section of the
  • Figure 5 is a schematic cross section of a
  • Embodiment of a conventional optoelectronic semiconductor device Embodiment of a conventional optoelectronic semiconductor device.
  • Semiconductor device 10 which has a semiconductor chip 1, a carrier 2 and a metal core board 3. Of the Semiconductor chip 1 is applied to the carrier 2, for example by means of an adhesive or solder layer.
  • the carrier 2 is on the metal core board 3 by means of a
  • Attachment layer 5 is arranged.
  • the carrier 2 has A1N.
  • the metal core board 3 has Al.
  • the attachment layer 5 is, for example, a
  • the thermal resistance of the entire component is composed of the
  • FIG. 1 shows an optoelectronic invention
  • Component comprising a chip 1 and a carrier 2.
  • Component comprising a chip 1 and a carrier 2.
  • Component 10 according to the invention does not have a metal core board.
  • the use of a metal core board is not necessary, thereby increasing the manufacturing process of a
  • inventive component shortened and simplified.
  • the saving of the conventionally used metal core board is made possible in particular by the special material of the carrier 2.
  • the carrier 2 has as material S13N4. This advantageously improves the thermal resistance of the component.
  • the thermal resistance of the device is therefore reduced by the thermal resistance of the metal core board and the thermal resistance of the attachment layer used in conventional components.
  • the device 10 is a surface mountable device. This means that the component 10 can be mounted externally with a mounting side of the carrier 2.
  • the semiconductor chip 1 is a radiation-emitting chip, in particular an LED.
  • the semiconductor chip 1 has one for the production of
  • Electromagnetic radiation suitable active layer The semiconductor chip 1 is designed in particular in thin-film construction.
  • the semiconductor chip 1 comprises epitaxially
  • the layers of the chip 1 are preferably based on a III / V compound semiconductor material.
  • the semiconductor chip 1 has a radiation exit side, at which the radiation generated in the active layer emerges from the chip 1 for the most part.
  • Radiation exit side of the chip 1 is at the of the Carrier disposed opposite side of the chip.
  • the chip 1 is with one of the radiation exit side
  • the semiconductor chip 1 is electrically conductively and mechanically connected directly to an electrical conductor track 6 of the carrier, for example by means of the electrically conductive soldering layer 4.
  • the semiconductor chip 1 is in the embodiment of Figure 1 is a semiconductor chip having a two-sided contact.
  • the semiconductor chip 1 thus has, on the side opposite the radiation exit side, a first contact surface which, via the soldering layer 4, has the first contact surface
  • Conductor 6 of the carrier is electrically connected.
  • the semiconductor chip 1 On the radiation exit side, the semiconductor chip 1 has a further contact surface, which is electrically conductively connected to a further conductor track of the carrier 2, for example by means of a bonding wire (not shown).
  • the individual electrical conductor tracks of the carrier 2 are arranged insulated from one another, for example by means of a distance or an electrically insulating layer. The conductor tracks 6 arranged on the carrier 2 thus make possible an electrical contacting of the
  • the conductor tracks 6 have a metallization
  • the carrier 2 in particular at least two openings 7 are arranged.
  • the openings 7 can completely penetrate the carrier.
  • the openings 7 are not of the
  • Semiconductor chip 1 covers and preferably do not serve for electrical contacting of the semiconductor chip. 1 By means of the apertures 7, the device 10 is mounted directly externally. Depending on the desired application can be so from
  • screws or rivet holes can be performed so that an external assembly can be achieved.
  • Component 10 so externally screwed.
  • the component according to the invention is thus characterized by a simplified external attachment.
  • a conventionally used metal core board is thus characterized by a simplified external attachment.
  • Semiconductor chip 1 has a one-sided contact.
  • the contacting of the semiconductor chip 1 takes place on the side opposite the radiation exit side
  • the semiconductor chip 1 is thus formed as a so-called flip-chip.
  • both contact surfaces of the semiconductor chip 1 are arranged on the side of the chip 1 facing the carrier 2.
  • the contact surfaces of the semiconductor chip 1 are arranged isolated from each other electrically.
  • the first contact surface contacts the semiconductor layers of the chip, which, viewed from the active layer, face the carrier.
  • the second contact surface contacts the Semiconductor layers of the chip, which are facing away from the carrier seen from the active layer, wherein between the
  • Insulation layer 12 is arranged for short circuit avoidance. Such electrical contact can
  • FIGS. 3A, 3B each show a semiconductor component 10 which has a plurality of semiconductor chips 1
  • FIG. 3A shows a plan view of the component 10.
  • semiconductor chips 1 are arranged on a carrier 2.
  • a semiconductor chip 1 is on one
  • the individual tracks 6 are electrically isolated from each other by means of a distance.
  • the semiconductor chips 1 of the embodiment of Figure 3A have a two-sided contact. This means that a bonding wire is led from a contact surface of the semiconductor chip to a conductor track 6 of the carrier 2 from a radiation exit side of the semiconductor chips 1.
  • one bonding wire of a semiconductor chip 1 is electrically conductively connected to a conductor track 6 of an adjacent semiconductor chip 1.
  • the semiconductor chips 1 are thus connected in series with one another electrically.
  • On the support 2 also strip conductors 6 are arranged, on which no semiconductor chip 1 is arranged, and allow an electrical external contact.
  • Conductor tracks 6 lead to contact surfaces 8 of the support 2.
  • the contact surfaces 8 are in each case arranged in each case at a corner of the support 2. This allows a simple electrical contacting of the device 10.
  • the carrier 2 has four openings 7, which are designed for example as a screw or rivet holes. By means of the openings 7, the component 10 can be mounted externally, for example by means of rivets or screws, which are guided through the openings 7.
  • FIG. 3B shows a cross-section of the component from FIG. 3A in section through the line A-A.
  • the semiconductor chips 1 are mounted on a conductor track 6 of NiPdAu and electrically contacted with this.
  • the top-side electrical contacting of the chip 1 by means of a
  • the conductor track 6 is arranged here on the carrier 2.
  • the carrier 2 has S13N4 as a material. Through the carrier 2 openings 7 are guided by the screws are feasible, so that the device 10 is electrically contacted. In particular, the device 10 is by means of the
  • FIGS. 3A, 3B is identical to the embodiment of FIG.
  • the embodiment of Figure 4 differs from the embodiment of Figure 1 in that the carrier 2 as a material instead of S13N4 molybdenum (Mo).
  • the carrier 2 is further formed in contrast to Figure 1 with a NiAu- sheath.
  • an intermediate component 11 is arranged between chip 1 and carrier 2.
  • Intermediate component 11 has, for example, A1N.
  • the semiconductor chip 1 is thus applied by means of a solder layer 4 on the intermediate component 11.
  • the intermediate component 11 is in turn arranged on the carrier 2 by means of a fastening layer 5.
  • Components is between intermediate component 11 and carrier 2 no silver layer application. Rather, one can
  • Solder layer can be used. This advantageously improves the thermal resistance of the device.
  • FIG. 4 is substantially identical to the embodiment of FIG.

Landscapes

  • Led Device Packages (AREA)

Abstract

L'invention concerne un composant semi-conducteur optoélectronique (10) comprenant un support (2) et une puce semi-conductrice (1). La puce semi-conductrice (1) comprend une couche active destinée à produire un rayonnement électromagnétique. Le support (2) comprend, sur un côté supérieur, des pistes électro-conductrices (6) destinées à la mise en contact électrique de la puce semi-conductrice (1). La puce semi-conductrice (1) est fixée sur le support (2). Le support (2) contient du S13N4 ou du molybdène. L'invention concerne en outre un procédé de fabrication d'un composant (10) de ce type.
EP11755046.7A 2010-09-10 2011-09-05 Composant semi-conducteur optoélectronique et son procédé de fabrication Withdrawn EP2614539A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102010044987A DE102010044987A1 (de) 2010-09-10 2010-09-10 Optoelektronisches Halbleiterbauelement und Verfahren zu dessen Herstellung
PCT/EP2011/065317 WO2012032012A1 (fr) 2010-09-10 2011-09-05 Composant semi-conducteur optoélectronique et son procédé de fabrication

Publications (1)

Publication Number Publication Date
EP2614539A1 true EP2614539A1 (fr) 2013-07-17

Family

ID=44645094

Family Applications (1)

Application Number Title Priority Date Filing Date
EP11755046.7A Withdrawn EP2614539A1 (fr) 2010-09-10 2011-09-05 Composant semi-conducteur optoélectronique et son procédé de fabrication

Country Status (5)

Country Link
US (1) US20130228820A1 (fr)
EP (1) EP2614539A1 (fr)
CN (1) CN103081147A (fr)
DE (1) DE102010044987A1 (fr)
WO (1) WO2012032012A1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102013102556A1 (de) * 2013-03-13 2014-09-18 Osram Opto Semiconductors Gmbh Optoelektronisches Bauteil, Leuchtmodul und Kraftfahrzeugscheinwerfer

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100989007B1 (ko) * 2002-04-11 2010-10-20 엔엑스피 비 브이 반도체 디바이스
US7170151B2 (en) * 2003-01-16 2007-01-30 Philips Lumileds Lighting Company, Llc Accurate alignment of an LED assembly
US7095053B2 (en) * 2003-05-05 2006-08-22 Lamina Ceramics, Inc. Light emitting diodes packaged for high temperature operation
EP1659642A4 (fr) * 2003-08-26 2011-07-06 Sumitomo Electric Industries Element de montage de dispositif lumineux semi-conducteur, element constitutif d'une diode lumineuse l'utilisant et diode lumineuse l'utilisant
CN101414597B (zh) * 2004-08-06 2010-09-15 联合材料公司 半导体元件搭载部件、半导体装置及摄像装置
CA2552908C (fr) * 2004-08-06 2010-07-20 A. L. M. T. Corp. Substrat commun, support d'element semiconducteur, dispositif semiconducteur, dispositif imageur, composant a diode electroluminescente et diode electroluminescente
JP4659421B2 (ja) * 2004-09-30 2011-03-30 株式会社トクヤマ 発光素子収納用パッケージの製造方法
WO2007002644A2 (fr) * 2005-06-27 2007-01-04 Lamina Lighting, Inc. Ensemble diode electroluminescente et procede de fabrication
JP4715422B2 (ja) * 2005-09-27 2011-07-06 日亜化学工業株式会社 発光装置
JP4981342B2 (ja) * 2006-04-04 2012-07-18 日立協和エンジニアリング株式会社 サブマウントおよびその製造方法
DE102007044567A1 (de) * 2007-09-07 2009-03-12 Arnold & Richter Cine Technik Gmbh & Co. Betriebs Kg Beleuchtungseinrichtung mit mehreren steuerbaren Leuchtdioden
DE102009025564A1 (de) * 2008-10-21 2010-05-20 Siemens Aktiengesellschaft Beleuchtungsanordnung mit einem LED-Array
JP5342867B2 (ja) * 2008-12-19 2013-11-13 スタンレー電気株式会社 半導体発光装置及び駆動方法
CN101761903A (zh) * 2010-01-08 2010-06-30 李镭 用于led灯的散热结构

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
See references of WO2012032012A1 *

Also Published As

Publication number Publication date
US20130228820A1 (en) 2013-09-05
CN103081147A (zh) 2013-05-01
WO2012032012A1 (fr) 2012-03-15
DE102010044987A1 (de) 2012-03-15

Similar Documents

Publication Publication Date Title
DE112017002565B4 (de) Anordnung mit einem elektrischen Bauteil und Verfahren zu deren Herstellung
EP2297780B1 (fr) Module opto-électronique comprenant un substrat de support et plusieurs dispositifs semiconducteurs émettant de radiation, et procédé de sa manufacture
DE10122666A1 (de) Licht emittierendes Element vom rückseitig Licht emittierenden Chiptyp und isolierendes Substrat dafür
WO2013045353A1 (fr) Module led
WO2009039841A1 (fr) Puce semi-conductrice optoélectronique, composant optoélectronique et procédé de fabrication d'un composant optoélectronique
WO2015162236A1 (fr) Composant optoélectronique et procédé de production d'un composant optoélectronique
WO2010112298A1 (fr) Composant optoélectronique
WO2016074914A1 (fr) Composant semiconducteur optoélectronique et procédé de fabrication d'un composant semiconducteur optoélectronique
WO2014095895A1 (fr) Composant optoélectronique et son procédé de fabrication
WO2013124420A1 (fr) Procédé de fabrication d'un composant optoélectronique et composant optoélectronique fabriqué par ledit procédé
WO2009152790A1 (fr) Composant émetteur de rayonnement et procédé de fabrication d'un composant émetteur de rayonnement
WO2013092435A1 (fr) Support de raccordement, agencement de composants optoélectroniques et dispositif d'éclairage
WO2012010377A1 (fr) Composant optoélectronique
DE102010035490A1 (de) Strahlungsemittierendes Bauelement und Verfahren zur Herstellung eines strahlungsemittierenden Bauelements
WO2012055661A1 (fr) Composant semi-conducteur optoélectronique comprenant une puce semi-conductrice, un substrat porteur et une feuille et un procédé pour sa fabrication
EP2614539A1 (fr) Composant semi-conducteur optoélectronique et son procédé de fabrication
DE2641540A1 (de) Halbleiterdiodeneinrichtung zur erzeugung oder zum empfang von strahlung
DE102013104132A1 (de) Optoelektronischer Halbleiterchip und optoelektronisches Halbleiterbauteil
EP2619807B1 (fr) Puce à semi-conducteur optoélectronique et son procédé de production
EP2345076B1 (fr) Dispositif pouvant être monté en surface
DE102008054235A1 (de) Optoelektronisches Bauteil
WO2021013738A1 (fr) Puce semi-conductrice optoélectronique et procédé de fabrication d'une puce semi-conductrice optoélectronique
DE102014116080A1 (de) Optoelektronisches Bauelement und Verfahren zu seiner Herstellung
DE102004047061A1 (de) Gehäuse für mindestens einen optoelektronischen Halbleiterchip, Verfahren zum Herstellen einer von Vielzahl Gehäusen, optoelektronisches Bauelement und Verfahren zum Herstellen eines optoelektronischen Bauelements
WO2015114103A1 (fr) Composant multipuce pouvant être monté sur une surface

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20130306

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

DAX Request for extension of the european patent (deleted)
STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20150313