[go: up one dir, main page]

EP0296015B1 - Prüfanordnung für die Leistungslinienimpedanz und deren Anwendung für Zündtester von pyrotechnischen Mitteln - Google Patents

Prüfanordnung für die Leistungslinienimpedanz und deren Anwendung für Zündtester von pyrotechnischen Mitteln Download PDF

Info

Publication number
EP0296015B1
EP0296015B1 EP19880401366 EP88401366A EP0296015B1 EP 0296015 B1 EP0296015 B1 EP 0296015B1 EP 19880401366 EP19880401366 EP 19880401366 EP 88401366 A EP88401366 A EP 88401366A EP 0296015 B1 EP0296015 B1 EP 0296015B1
Authority
EP
European Patent Office
Prior art keywords
current
circuit
test
power line
power
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP19880401366
Other languages
English (en)
French (fr)
Other versions
EP0296015A1 (de
Inventor
Jean-Jacques Maurice Derksema
Pierre Fernand Coutin
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
R Alkan et Cie
Original Assignee
R Alkan et Cie
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by R Alkan et Cie filed Critical R Alkan et Cie
Publication of EP0296015A1 publication Critical patent/EP0296015A1/de
Application granted granted Critical
Publication of EP0296015B1 publication Critical patent/EP0296015B1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F42—AMMUNITION; BLASTING
    • F42D—BLASTING
    • F42D1/00—Blasting methods or apparatus, e.g. loading or tamping
    • F42D1/04—Arrangements for ignition
    • F42D1/045—Arrangements for electric ignition
    • F42D1/05—Electric circuits for blasting
    • F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
    • F42—AMMUNITION; BLASTING
    • F42C—AMMUNITION FUZES; ARMING OR SAFETY MEANS THEREFOR
    • F42C21/00—Checking fuzes; Testing fuzes

Definitions

  • the invention relates to a device for testing the impedance of a power line and its application to testing primers of pyrotechnic means with electric ignition.
  • this defect can have serious consequences and it is advisable to ensure beforehand that the impedance of the power line does not exceed a predetermined value and, correlatively, that its electrical continuity is well ensured.
  • EP-A-0061 860 describes an apparatus and a method for testing a detonating module, the firing of which is ensured by supplying it with an alternating current of given intensity via a transformer.
  • the test current must also be alternating and of sufficient intensity to allow precise measurement of the impedance of the detonating module.
  • a test under an alternating current of given frequency and constant amplitude would require an electrical power source of excessive capacity and size for a device supposed to be portable.
  • the apparatus therefore includes a capacitor which, when testing a detonating module, is preloaded to a predetermined voltage. The discharge of the capacitor generates between the terminals of the transformer primary a voltage peak which is representative of the impedance of the detonating module.
  • Such a primer comprises in known manner the assembly of an electrical charge, that is to say a heating resistor, and a small pyrotechnic pellet capable of detonating in the event of sufficient heating. It is noted that excessive heating, but less than the minimum heating causing the detonation, can gradually create a kind of chemical fatigue of the pellet, which then introduces drifts of its detonation characteristics relative to those it initially had. Such deterioration is hereinafter called "phlegmatization”.
  • French patent application FR-A-2 611 883 filed on March 4, 1987 by the Applicant and published after the priority date of this application, describes a device and a method for the selective firing of cartridges for aircraft or other apparatus.
  • This device includes modular chargers each containing several cartridges and electronic circuits ensuring the management of cartridge loading and the selective distribution of firing orders to the primers of the different cartridges.
  • these circuits construct firing tables containing only the addresses of the cartridges whose firing line comprising a power stage and a primer is correct. Each line of fire must therefore have been tested during the initialization of the device and / or prior to the firing order of the cartridge.
  • FIG. 1 shows a simplified electrical circuit of the prior art forming part of the general knowledge of those skilled in the art, comprising a primer symbolized by a load resistor Rc, a power stage T2 consisting of two transistors mounted in Darlington circuit between a current supply source SC and the load Rc, and a switching transistor T1 allowing the selection of the firing line from the electronic circuits of the aforementioned selective firing device.
  • the base of transistor T1 is attacked via a resistor Rb1, its emitter is connected to ground via a resistor Re and its collector is connected to the base of the Darlington circuit T2 via of a resistance Rb2.
  • the impedance of the firing line can be determined by measuring the voltage Vm at its terminals when a direct test current Im is injected into it by the current source SC.
  • Vm 2Vbe + Vcel + Rb2Ib2 + ReIe (input circuit) with, Im being the intensity at the source SC:
  • Im ( ⁇ T2 + 1)
  • ⁇ T2 being the current gain of the Darlington circuit.
  • Vm (input) 2Vbe + Vce1sat + Rb2Ib2 + Re (Ib1 + Ib2)
  • Rcc being the value of the load resistance which, for a given current Ic, brings the transistor T2 to saturation.
  • the minimum current which must pass through a primer of the aforementioned type to ensure its ignition is 3A. If the available electrical voltage is 24V, we note that a firing channel can only be declared operational if the value of the firing line impedance is at most equal to 8 ⁇ .
  • the invention aims to provide a device for testing a power line which overcomes this difficulty.
  • the power stage 10 in FIG. 2 is similar to that in FIG. 1. It includes a Darlington T2 circuit made up of two PNP transistors.
  • the emitter of T2 is connected to a current supply source SC and its base is connected to the collector of a switching transistor T1 via a resistor Rb2.
  • the emitter of transistor T1 is connected to ground via a resistor Re and its base is attacked by an addressing circuit (not shown) through a resistor Rb1.
  • the collector of T2 is connected to the electrical load Rc via a power diode D.
  • Vm (output) Vce2sat + VD + RccIc.
  • the saturation of the circuit T2 is reached for a lower value R′cc of the load Rc: the output voltage of the power stage then has the shape represented by the curve V ′ m in dashed lines.
  • the minimum value of the offset voltage VD was 0.1 V.
  • this value must be greater to ensure that the measurement under low direct current takes place in the linear variation zone of Vm as a function of Rc.
  • the offset voltage introduced by the dipole interposed in the collector circuit of T2 remains substantially unchanged when this line is crossed by the high nominal current (at least 3 amperes) intended to ensure the ignition of the primer Rc.
  • a power diode is particularly well suited, since it generates an offset voltage of the order of 0.6 to 0.8 V for currents ranging from a few tens of milliamps to several amps.
  • the invention is not limited to this type of component and any other electrical dipole capable of generating a substantially constant offset voltage of the desired order of magnitude would be perfectly suitable.
  • diode D could be connected, not between the circuit T2 and the load Rc, but between the load Rc and the ground.
  • This second configuration has the advantage of requiring only a single diode for testing a certain number of power lines in parallel, by means of a single test circuit 20 as shown in FIG. 4A.
  • diode Di associated with each load Rci if, for example, the overall configuration of the circuits does not make it possible to have a good common ground.
  • the diode Di can be connected between the power stage and the load as shown in FIG. 4B, or between the load and the ground.
  • this configuration can also be justified if the manufacturing technology used (hybrid circuits for example) allows the power stage 10i and the corresponding diode Di to be integrated into the same substrate.
  • FIGS. 4A and 4B differ only in the position and the number of diodes used, they will be the subject of a common description.
  • the test circuit 20 comprising the current source SC, is connected in parallel to all the stages of power 10 l ... 10i ... 10n which should be tested. It will be assumed below that the power stages 10i, the charges Rci and the diodes Di have the same intrinsic characteristics in each power line Ll .... Li .... Ln and that the same current is circulated there. continuous test Im.
  • the test circuit 20 has an input E for test control and an output S for reading the response to the test.
  • the blocks 21 and 22 shown for the record show respectively a circuit for generating the nominal direct current for supplying the loads Rci and an addressing circuit for the power stages 10 l ... 10i ... 10n .
  • the addressing circuit 22 selects the address of the input Ai of the power stage 10i which should be tested or supplied under the nominal current.
  • the test circuit 20 comprises the current source SC and a circuit for measuring the voltage Vm.
  • the test is triggered by applying an appropriate command to the input E and by selecting the address of the power stage forming part of the power line Ll .... Li .... Ln whose l should be measured. 'impedance. This is provided by measuring the voltage Vm between point P and ground.
  • the measured voltage Vm is compared with a predetermined threshold value and the result of this comparison may or may not validate the power line tested.
  • the circuits generating a threshold and comparison value can be part of the test circuit 20 or be external to it.
  • the output S then delivers a signal capable of taking one or the other of two logical states depending on the result of the comparison.
  • the variation of the saturation voltage of the power transistor (T2) Vce2sat is 15 ⁇ 5 mV for a variation ⁇ Im of 15 mA, in the temperature range between -55 and + 100 ° C.
  • the variation of the forward voltage of the ⁇ VD diode in the same conditions is 15 mV ⁇ 5 mV.
  • FIG. 5 shows a differential measurement test circuit applicable in particular to the test of cartridge primers in the context of the device which is the subject of the above-mentioned French patent application No. FR-A-2 611 883.
  • the test circuit 20 comprises at the input an optoelectronic isolation circuit 201 to which the test trigger commands are applied to its input E.
  • the output of the isolation circuit 201 attacks the trigger input of a first monostable circuit 202 having a time constant of 40 ⁇ s, an input of an AND gate 203 and the trigger input of a second monostable circuit 204 having a time constant of 65 ⁇ s.
  • the inverted output Q of the first monostable 202 attacks the second input of the AND gate 203 and its non-inverted output Q drives a first current source 205 generating a first direct measurement current of 35 mA, as well as an authorization input d '' an analog memory 206.
  • the output of the AND gate 203 controls a second current source 207 generating a second direct measurement current of 50 mA, as well as the authorization input of a measurement circuit 208.
  • the current sources 205 and 207 are connected in parallel to the different power stages of the lines to be tested (only one of which has been shown for the sake of simplicity) by means of a diode 214. Similarly, the generator circuit 21 shooting current is connected to these same power stages via a diode 215.
  • the diodes 214 and 215 together play the role of an OR gate.
  • the outputs of the analog memory 206 and of the measurement circuit 208 are applied to a measurement comparator 209 whose output is connected to a logic memory 210.
  • the clock input of the logic memory 210 is attacked by the output of a read circuit 211 itself controlled by the monostable circuit 204.
  • the result of the measurement present at the output Q of the logic memory 210 is transmitted to the output S of the test circuit 20 via an optoelectronic isolation circuit 212 and an adapter output circuit 213.
  • a test of the power line Li is triggered by selecting the input Ai of the power stage 10i and by applying a test command signal to the input E.
  • Cellui transmitted by the circuit d isolation 201 (photocoupler), causes the generation of a 40 ⁇ s pulse by the monostable circuit 202. This pulse controls the current source 205 which circulates a direct current of 35 mA in the power line Li. Simultaneously, this 40 ⁇ s pulse applied to analog memory 206 authorizes the latter to memorize the voltage developed at point P.
  • the Q output of the monostable circuit 202 changes to "0" and its Q output changes to "1".
  • the output of the AND gate 203 also changes to "1" and the current source 207 circulates a direct current of 50 mA in the power line Li.
  • the level "1" at the output of the AND gate 203 also allows the circuit 208 to measure the voltage at point P.
  • Comparator 209 compares to a predetermined threshold value the difference ⁇ Vm between the voltages generated at point P by the currents of 50 and 35 mA respectively or, which is equivalent, compares the output of the measuring circuit 208 at the sum of the threshold value and the memorized value present at the output of the analog memory 206.
  • ⁇ Vm is greater than the threshold value, that is to say if the impedance of the load Rci is greater than the predetermined admitted value, the output of the comparator takes the logic value "0". Otherwise, it takes the logical value "1". Alternatively, one can naturally adapt a reverse logic.
  • the monostable circuit 204 causes the emission of a pulse by the read circuit 211.
  • the logic state of the comparator 209 applied to the input D of the logic memory 20 is transferred to its output Q. This logic state is transmitted to the output S via the optoelectronic output circuit 212 and the adapter output circuit 213.
  • the output S of the test circuit 20 is in state “1" if the power line Li associated with the primer Rci is operational and in state "0" if the latter is defective.
  • the invention allows, with good precision, a low resistance measurement across a power stage, this by overcoming the dispersion (intrinsic and related to temperature) of the characteristics of the constituent components. the measurement line.
  • the measurement performed corresponds to the total impedance, line (L), transistor plus load (Rc). It would be possible, knowing the impedance of the line (cable L) without load and an approximate value of the dynamic impedances of the power transistor, to obtain a measurement of the load resistance with good accuracy.
  • the device described also makes it possible to use only one test circuit for any number of lines to be tested, which ensures a significant gain in components compared to a solution using a circuit. test per line. This results in better reliability of the device and a reduced cost.
  • the purpose of the test carried out by means of the device described may be to ensure that the impedance of the line is not less, but more than a predetermined value. If the load is supplied by a voltage source instead of a current source, the power line impedance test will then protect it or the source against overcurrents.

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Testing Relating To Insulation (AREA)

Claims (12)

1. Prüfeinrichtung zum Prüfen der Impedanz mindestens einer Starkstromleitung mit Gleichstrom, von denen jede Leitung eine an eine elektrische Last angeschlossene Leistungsstufe zur Abgabe eines erhöhten Nenngleichstromes aufweist, gekennzeichnet durch:
- einen Gleichstromgenerator (SC ; 205, 207), der durch jede Leitung (Li) einen Prüfgleichstrom (Im) mit einem gegenüber dem Nennstrom geringen Wert schickt,
- einen in jeder Starkstromleitung liegenden elektrischen Dipol (D ; Di) zum Erzeugen einer im wesentlichen konstanten Spannungsverschiebung (VD), wenn die betreffende Starkstromleitung von dem Prüfgleichstrom oder dem Nennstrom durchflossen ist, wobei die Spannungsverschiebung (VD) zu dem Spannungsabfall an den Klemmen der Last (Rc ; Rci) addiert wird, um die Leistungsstufe (10 ; 10i) in Sättigung zu bringen, wenn die Last vom Prüfgleichstrom durchflossen ist,
- eine Meßeinrichtung (206 ; 208) für den Spannungsabfall an den Klemmen jeder Leistungsleitung und
- eine Auswerteschaltung (209-213) für das Ergebnis der Spannungsmessung.
2. Einrichtung nach Anspruch 1, dadurch gekennzeichnet, daß der elektrische Dipol eine Leistungsdiode (D) ist.
3. Einrichtung nach Anspruch 1 oder 2, dadurch gekennzeichnet, daß jede Leistungsstufe (10 ; 10i) zwei Transistoren in Darlington-Schaltung aufweist.
4. Einrichtung nach einem der Ansprüche 1 bis 3, dadurch gekennzeichnet, daß der Gleichstromgenerator (SC ; 205, 207) durch jede Starkstromleitung (Li) aufeinanderfolgend einen ersten (Im1) und einen zweiten (Im2) Prüfgleichstrom von höherem Wert schickt und daß die Auswerteschaltung eine Vergleichsstufe (209) aufweist, welche die Spannungsabfälle vergleicht, die jeweils infolge des ersten und zweiten Prüfgleichstroms an den Klemmen der Starkstromleitung auftreten.
5. Einrichtung nach Anspruch 4, dadurch gekennzeichnet, daß die Meßeinrichtung einen Analogspeicher (206) aufweist, in dem der durch den ersten Prüfstrom verursachte Spannungsabfall gespeichert ist, sowie eine Schaltung (208) zum Messen des von dem zweiten Prüfstrom verursachten Spannungsabfalls und daß die Vergleichsstufe (209) die Differenz der Spannungsabfälle mit einem Schwellwert vergleicht.
6. Einrichtung nach Anspruch 5, dadurch gekennzeichnet, daß sie eine erste Verzögerungsschaltung (202) aufweist, die den Konstantstromgenerator (205) ansteuert und den Analog-Speicher (206), um den ersten Prüfstrom während einer vorbestimmten Zeitdauer abzugeben und den an den Klemmen jeder Starkstromleitung auftretenden Spannungsabfall zu speichern, sowie ein Logiktor (203), das den Konstantstromgenerator (207) und die Meßeinrichtung ansteuert, um den zweiten Prüfstrom abzugeben und den an den Klemmen jeder Leistungsleitung auftretenden Spannungsabfall nach dem Zeitablauf der vorbestimmten Zeitdauer zu messen.
7. Einrichtung nach Anspruch 6, dadurch gekennzeichnet, daß die Vergleichsstufe (209) dem Eingang eines logischen Speichers (210) ein logisches Signal zuführt, das geeignet ist, zwei unterschiedliche Zustände entsprechend dem Resultat des Vergleiches anzunehmen und daß die Einrichtung eine zweite Verzögerungsschaltung (204) mit konstanter Zeitdauer aufweist, die länger ist als die der ersten Verzögerungsschaltung (202) und daß eine Schaltung (211) zum Bestimmen des logischen Zustandes ansteuerbar ist, der von der Vergleichsstufe dem logischen Speicher (210) zugeführt wird.
8. Einrichtung nach einem der Ansprüche 1 bis 7 zum Messen der Impedanz mehrerer Starkstromleitungen, deren Leistungszustand selektiv adressierbar ist, wobei parallel mit den ,Starkstromleitungen (Li) eine gemeinsame Prüfschaltung (20) vorgesehen ist, welche die Konstantstromgeneratoren, die Meßeinrichtungen und Auswerteschaltungen aufweist.
9. Einrichtung nach Anspruch 8, dadurch gekennzeichnet, daß die elektrischen Ladungen (Rci) der verschiedenen Starkstromleitungen (Li) parallel an Masse über einen gemeinsamen elektrischen Dipol (D) geschaltet sind.
10. Einrichtung nach Anspruch 8, dadurch gekennzeichnet, daß jede Starkstromleitung (Li) einen elektrischen Dipol (Di) aufweist.
11. Einrichtung nach Anspruch 10, dadurch gekennzeichnet, daß jeder elektrische Dipol (Di) zwischen die Leistungsstufe (10i) und die elektrische Last (Rci) geschaltet ist.
12. Anwendung der Einrichtung nach einem der Ansprüche 1 bis 11 auf die Überprüfung von pyrotechnischen Zündanlagen mit elektrischen Widerständen zum Zünden, dadurch gekennzeichnet, daß die Widerstände die elektrische Last (Rci) jeder Starkstromleitung (Li) darstellen und daß die Prüfströme einen Wert aufweisen, der niedriger ist als der Strom, der die Aktivierung der Zündladungen verursacht.
EP19880401366 1987-06-15 1988-06-06 Prüfanordnung für die Leistungslinienimpedanz und deren Anwendung für Zündtester von pyrotechnischen Mitteln Expired - Lifetime EP0296015B1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR8708266A FR2616548B1 (fr) 1987-06-15 1987-06-15 Dispositif de test de l'impedance d'une ligne de puissance et son application au test d'amorces de moyens pyrochniques
FR8708266 1987-06-15

Publications (2)

Publication Number Publication Date
EP0296015A1 EP0296015A1 (de) 1988-12-21
EP0296015B1 true EP0296015B1 (de) 1992-01-29

Family

ID=9352014

Family Applications (1)

Application Number Title Priority Date Filing Date
EP19880401366 Expired - Lifetime EP0296015B1 (de) 1987-06-15 1988-06-06 Prüfanordnung für die Leistungslinienimpedanz und deren Anwendung für Zündtester von pyrotechnischen Mitteln

Country Status (4)

Country Link
EP (1) EP0296015B1 (de)
DE (1) DE3868150D1 (de)
ES (1) ES2029893T3 (de)
FR (1) FR2616548B1 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU663242B2 (en) * 1993-02-18 1995-09-28 Csir A testing circuit
AR046498A1 (es) * 2003-07-15 2005-12-14 Detnet South Africa Pty Ltd Deteccion del estado de un fusible de detonador
CN103017608B (zh) * 2012-12-20 2015-05-06 北京电子工程总体研究所 激活电路测试仪
AT524354B1 (de) * 2020-10-19 2022-04-15 Juergen Hoff Zündvorrichtung

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2976485A (en) * 1959-03-30 1961-03-21 Bendix Corp Continuity testing device for explosive igniting circuits
NL7116040A (de) * 1970-12-04 1972-06-06
CA1193661A (en) * 1981-03-27 1985-09-17 Bohumil M.J. Plichta Apparatus for and a method of testing detonating systems
DE3427540A1 (de) * 1984-07-26 1986-02-06 Dr.Ing.H.C. F. Porsche Ag, 7000 Stuttgart Vorrichtung zum pruefen von sicherungen

Also Published As

Publication number Publication date
FR2616548B1 (fr) 1989-12-01
ES2029893T3 (es) 1992-10-01
EP0296015A1 (de) 1988-12-21
FR2616548A1 (fr) 1988-12-16
DE3868150D1 (de) 1992-03-12

Similar Documents

Publication Publication Date Title
EP2541770B1 (de) Verzögerungsgenerator, der einen programmierbaren Widerstand aus Phasenwechselmaterial benutzt
EP0318363A1 (de) Verfahren zum Testen von Zellen von elektrisch programmierbaren Speichern und entsprechende integrierte Schaltung
FR2821453A1 (fr) Procede d'identification des noeuds d'un reseau informatif dans une installation de climatisation de vehicule automobile, et installation de climatisation faisant application du procede
EP0326489A1 (de) Regulierungssystem des Arbeitspunktes einer Gleichstromversorgung
EP3154061B1 (de) Verfahren und schaltkreis zur steuerung des stroms einer programmierung in einer nicht-flüchtigen speichermatrix
EP2050098A2 (de) Eeprom-ladungserhaltungsschaltung für zeitmessung
WO2008012459A2 (fr) Circuit de retention de charges pour mesure temporelle
EP2015038A1 (de) Elektronischer Sensor mit integrierter Thermoregulierung
EP0631388B1 (de) Schaltungsanordnung zum Erzeugen von langen stabilisierten Pulsen
EP0500461B1 (de) Anordnung für die Detektion des logischen Zustandes eines Bauteiles, dessen Impedanz sich in Abhängigkeit von seinen Zustand ändert
EP0296015B1 (de) Prüfanordnung für die Leistungslinienimpedanz und deren Anwendung für Zündtester von pyrotechnischen Mitteln
EP0463964B2 (de) Anlage zur Erzeugung und zum Empfang von Ultraschall
EP0421839B1 (de) Speicher mit verbesserter Lesezeit
EP0902437A1 (de) Hochspannungsgeneratorschaltung zum Programmieren oder Löschen eines Speichers
EP0274303A1 (de) Wechselrichtergeneratorregelungssystem zur Induktionsspeisung einer Last
EP1977514A1 (de) Steuerung eines mos-transistors
FR2838861A1 (fr) Memoire effacable et programmable electriquement comprenant un dispositif de gestion d'une tension d'alimentation interne
FR2904463A1 (fr) Programmation d'un circuit de retention de charges pour mesure temporelle
FR3066277A1 (fr) Dispositif et procede de detection d'une charge electrique
EP0848547B1 (de) Schnittstellenschaltung für Videokamera
EP0872848A1 (de) Speicherleseschaltung mit Vorladungsanordnung mit dynamischer Steuerung
EP0568474B1 (de) MOS-Schaltung zum Extrahieren eines Synchronisierungssignals in einem BAS-Videosignal
FR2759507A1 (fr) Pompe de charge dans une technologie a double caisson
WO2000035090A1 (fr) Generateur de courant multiniveaux a commande numerique et systeme de test d'endurance de composant equipe d'un tel generateur
EP0849659B1 (de) Digitale Rücksetzvorrichtung eines integrierten Schaltkreises

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE ES GB IT SE

17P Request for examination filed

Effective date: 19890329

17Q First examination report despatched

Effective date: 19901108

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE ES GB IT SE

REF Corresponds to:

Ref document number: 3868150

Country of ref document: DE

Date of ref document: 19920312

GBT Gb: translation of ep patent filed (gb section 77(6)(a)/1977)
ITF It: translation for a ep patent filed
REG Reference to a national code

Ref country code: ES

Ref legal event code: FG2A

Ref document number: 2029893

Country of ref document: ES

Kind code of ref document: T3

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed
EAL Se: european patent in force in sweden

Ref document number: 88401366.5

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: SE

Payment date: 20000630

Year of fee payment: 13

Ref country code: ES

Payment date: 20000630

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20000704

Year of fee payment: 13

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20000725

Year of fee payment: 13

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010606

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010607

Ref country code: ES

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20010607

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20010606

EUG Se: european patent has lapsed

Ref document number: 88401366.5

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20020403

REG Reference to a national code

Ref country code: ES

Ref legal event code: FD2A

Effective date: 20030203

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20050606