EE200100237A - Töötlusseade - Google Patents
TöötlusseadeInfo
- Publication number
- EE200100237A EE200100237A EEP200100237A EEP200100237A EE200100237A EE 200100237 A EE200100237 A EE 200100237A EE P200100237 A EEP200100237 A EE P200100237A EE P200100237 A EEP200100237 A EE P200100237A EE 200100237 A EE200100237 A EE 200100237A
- Authority
- EE
- Estonia
- Prior art keywords
- processing unit
- processing
- unit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30105—Register structure
- G06F9/30116—Shadow registers, e.g. coupled registers, not forming part of the register space
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/3012—Organisation of register space, e.g. banked or distributed register file
- G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
- G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Multi Processors (AREA)
- Advance Control (AREA)
- Control By Computers (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB9823819A GB2343269A (en) | 1998-10-30 | 1998-10-30 | Processing arrangements |
| PCT/EP1999/008058 WO2000026772A1 (en) | 1998-10-30 | 1999-10-25 | Processing arrangements |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| EE200100237A true EE200100237A (et) | 2002-08-15 |
Family
ID=10841599
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| EEP200100237A EE200100237A (et) | 1998-10-30 | 1999-10-25 | Töötlusseade |
Country Status (11)
| Country | Link |
|---|---|
| US (1) | US7197627B1 (et) |
| EP (1) | EP1125194B1 (et) |
| JP (1) | JP2002529810A (et) |
| KR (1) | KR20010080349A (et) |
| CN (1) | CN1135469C (et) |
| AU (1) | AU763319B2 (et) |
| BR (1) | BR9914966A (et) |
| EE (1) | EE200100237A (et) |
| GB (1) | GB2343269A (et) |
| MY (1) | MY121811A (et) |
| WO (1) | WO2000026772A1 (et) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5090591B2 (ja) | 2000-04-12 | 2012-12-05 | ソニー株式会社 | 電子装置の制御方法,電子装置及び電子装置の機能の認識方法 |
| GB2382674B (en) | 2001-10-31 | 2005-11-16 | Alphamosaic Ltd | Data access in a processor |
| US7069442B2 (en) | 2002-03-29 | 2006-06-27 | Intel Corporation | System and method for execution of a secured environment initialization instruction |
| AU2003214556A1 (en) | 2002-04-18 | 2003-10-27 | Koninklijke Philips Electronics N.V. | Multi-issue processor |
| US7058829B2 (en) * | 2002-08-14 | 2006-06-06 | Intel Corporation | Method and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPU |
| JP4090908B2 (ja) * | 2003-02-21 | 2008-05-28 | シャープ株式会社 | 画像処理装置および画像形成装置 |
| US20080256551A1 (en) * | 2005-09-21 | 2008-10-16 | Freescale Semiconductor. Inc. | System and Method For Storing State Information |
| KR100663709B1 (ko) | 2005-12-28 | 2007-01-03 | 삼성전자주식회사 | 재구성 아키텍처에서의 예외 처리 방법 및 장치 |
| TW200735846A (en) * | 2006-03-31 | 2007-10-01 | Micro Star Intl Co Ltd | Data process electronic device with dual CPU |
| US8468009B1 (en) * | 2006-09-28 | 2013-06-18 | Cadence Design Systems, Inc. | Hardware emulation unit having a shadow processor |
| JP4720926B2 (ja) * | 2009-03-26 | 2011-07-13 | ブラザー工業株式会社 | 処理装置 |
| US7996595B2 (en) * | 2009-04-14 | 2011-08-09 | Lstar Technologies Llc | Interrupt arbitration for multiprocessors |
| US8321614B2 (en) * | 2009-04-24 | 2012-11-27 | Empire Technology Development Llc | Dynamic scheduling interrupt controller for multiprocessors |
| US8260996B2 (en) * | 2009-04-24 | 2012-09-04 | Empire Technology Development Llc | Interrupt optimization for multiprocessors |
| US8234431B2 (en) * | 2009-10-13 | 2012-07-31 | Empire Technology Development Llc | Interrupt masking for multi-core processors |
| CN102360278A (zh) * | 2011-09-07 | 2012-02-22 | 苏州科雷芯电子科技有限公司 | 控制类指令与计算类指令分离式计算机系统 |
| US9153295B2 (en) * | 2012-10-04 | 2015-10-06 | Texas Instruments Incorporated | Register bank cross path connection method in a multi core processor system |
| US10942748B2 (en) * | 2015-07-16 | 2021-03-09 | Nxp B.V. | Method and system for processing interrupts with shadow units in a microcontroller |
| CN105204393B (zh) * | 2015-08-13 | 2017-12-26 | 彭增金 | 基于虚核单片机的单片机生产研发工具及其实现方法 |
| TWI716167B (zh) * | 2019-10-29 | 2021-01-11 | 新唐科技股份有限公司 | 儲存裝置及其映射方法 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2607685C3 (de) | 1976-02-25 | 1981-01-15 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | Verfahren zum Betrieb von Prozessoren in einem Multiprozessorsystem |
| US4395758A (en) * | 1979-12-10 | 1983-07-26 | Digital Equipment Corporation | Accelerator processor for a data processing system |
| US5021991A (en) * | 1983-04-18 | 1991-06-04 | Motorola, Inc. | Coprocessor instruction format |
| DE3580552D1 (de) * | 1984-08-02 | 1990-12-20 | Telemecanique Electrique | Programmierbare steuereinrichtung mit zusatzprozessor. |
| US5226127A (en) * | 1989-04-07 | 1993-07-06 | Intel Corporation | Method and apparatus providing for conditional execution speed-up in a computer system through substitution of a null instruction for a synchronization instruction under predetermined conditions |
| US5283881A (en) | 1991-01-22 | 1994-02-01 | Westinghouse Electric Corp. | Microcoprocessor, memory management unit interface to support one or more coprocessors |
| US5588118A (en) * | 1991-08-21 | 1996-12-24 | Zilog, Inc. | Single chip dual processor |
| US5614847A (en) * | 1992-04-14 | 1997-03-25 | Hitachi, Ltd. | Semiconductor integrated circuit device having power reduction mechanism |
| US5495588A (en) * | 1993-11-18 | 1996-02-27 | Allen-Bradley Company, Inc. | Programmable controller having joined relay language processor and general purpose processor |
-
1998
- 1998-10-30 GB GB9823819A patent/GB2343269A/en not_active Withdrawn
-
1999
- 1999-10-25 JP JP2000580087A patent/JP2002529810A/ja not_active Withdrawn
- 1999-10-25 BR BR9914966-4A patent/BR9914966A/pt not_active IP Right Cessation
- 1999-10-25 US US09/830,719 patent/US7197627B1/en not_active Expired - Lifetime
- 1999-10-25 KR KR1020017005385A patent/KR20010080349A/ko not_active Ceased
- 1999-10-25 CN CNB99812768XA patent/CN1135469C/zh not_active Expired - Lifetime
- 1999-10-25 WO PCT/EP1999/008058 patent/WO2000026772A1/en not_active Ceased
- 1999-10-25 EP EP99950777A patent/EP1125194B1/en not_active Expired - Lifetime
- 1999-10-25 AU AU63424/99A patent/AU763319B2/en not_active Ceased
- 1999-10-25 EE EEP200100237A patent/EE200100237A/et unknown
- 1999-10-29 MY MYPI99004679A patent/MY121811A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| US7197627B1 (en) | 2007-03-27 |
| GB2343269A (en) | 2000-05-03 |
| EP1125194B1 (en) | 2005-12-28 |
| CN1325511A (zh) | 2001-12-05 |
| JP2002529810A (ja) | 2002-09-10 |
| MY121811A (en) | 2006-02-28 |
| BR9914966A (pt) | 2001-07-10 |
| KR20010080349A (ko) | 2001-08-22 |
| AU763319B2 (en) | 2003-07-17 |
| AU6342499A (en) | 2000-05-22 |
| GB9823819D0 (en) | 1998-12-23 |
| EP1125194A1 (en) | 2001-08-22 |
| CN1135469C (zh) | 2004-01-21 |
| WO2000026772A1 (en) | 2000-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| NL350094I1 (nl) | Valifenalaat | |
| DE69918627D1 (de) | Flachdruckverfahren | |
| DE59902874D1 (de) | Buchsenkontakt | |
| DE59901560D1 (de) | Retrograder tibianagel | |
| DE69901858D1 (de) | Bildverarbeitung | |
| DE59907306D1 (de) | Fadenchangierung | |
| DE69933853D1 (de) | Informationsverarbeitungsgerät | |
| DE69935392D1 (de) | Dokumentverarbeitung | |
| DE59906931D1 (de) | Exzenterzahnradgetriebe | |
| EE200100237A (et) | Töötlusseade | |
| DE69938991D1 (de) | Datenverarbeitung | |
| DE69925208D1 (de) | Entwicklungsgerät | |
| DE69902070D1 (de) | Unterbrechungsverarbeitung | |
| DE69939858D1 (de) | Bildverarbeitung | |
| DE59908968D1 (de) | Benzoylpyridazine | |
| DE59903966D1 (de) | Exzenterzahnradgetriebe | |
| DE59908769D1 (de) | N-arylsulfonyl-aminosäure-omega-amide | |
| EP1061784A4 (en) | RADIO-ELECTRONIC UNIT | |
| DE59903106D1 (de) | Tripode-gleichlaufdrehgelenk | |
| DE69929754D1 (de) | Entwicklungsgerät | |
| DE59901046D1 (de) | Methylcyclotetradec-5-en-1-one | |
| DE59908057D1 (de) | Underdruckhandhabungseinrichung | |
| DE59808995D1 (de) | Endomikroskopsystem | |
| DE59807217D1 (de) | Nadellager | |
| DE59909953D1 (de) | Bearbeitungseinrichtung |