[go: up one dir, main page]

BR9914966A - Arranjo de processamento para um computador, e, processo para operar um computador - Google Patents

Arranjo de processamento para um computador, e, processo para operar um computador

Info

Publication number
BR9914966A
BR9914966A BR9914966-4A BR9914966A BR9914966A BR 9914966 A BR9914966 A BR 9914966A BR 9914966 A BR9914966 A BR 9914966A BR 9914966 A BR9914966 A BR 9914966A
Authority
BR
Brazil
Prior art keywords
computer
operating
processing arrangement
processing
instruction set
Prior art date
Application number
BR9914966-4A
Other languages
English (en)
Inventor
Rowan Nigel Naylor
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of BR9914966A publication Critical patent/BR9914966A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G06F9/30116—Shadow registers, e.g. coupled registers, not forming part of the register space
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/167—Interprocessor communication using a common memory, e.g. mailbox
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30123—Organisation of register space, e.g. banked or distributed register file according to context, e.g. thread buffers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Multi Processors (AREA)
  • Advance Control (AREA)
  • Control By Computers (AREA)

Abstract

''ARRANJO DE PROCESSAMENTO PARA UM COMPUTADOR, E, PROCESSO PARA OPERAR UM COMPUTADOR''. Um arranjo de processamento para um computador incluindo: primeiro meio processador (1) para processar um primeiro conjunto de instruções; e segundo meio processador (2) para processar um segundo conjunto de instruções, o segundo conjunto de instruções sendo um subconjunto do primeiro conjunto de instruções, em que o segundo meio processador (2) é arranjado para receber sinais de controle e processar instruções em dependência daqueles sinais de controle sem referência ao primeiro meio processador.
BR9914966-4A 1998-10-30 1999-10-25 Arranjo de processamento para um computador, e, processo para operar um computador BR9914966A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB9823819A GB2343269A (en) 1998-10-30 1998-10-30 Processing arrangements
PCT/EP1999/008058 WO2000026772A1 (en) 1998-10-30 1999-10-25 Processing arrangements

Publications (1)

Publication Number Publication Date
BR9914966A true BR9914966A (pt) 2001-07-10

Family

ID=10841599

Family Applications (1)

Application Number Title Priority Date Filing Date
BR9914966-4A BR9914966A (pt) 1998-10-30 1999-10-25 Arranjo de processamento para um computador, e, processo para operar um computador

Country Status (11)

Country Link
US (1) US7197627B1 (pt)
EP (1) EP1125194B1 (pt)
JP (1) JP2002529810A (pt)
KR (1) KR20010080349A (pt)
CN (1) CN1135469C (pt)
AU (1) AU763319B2 (pt)
BR (1) BR9914966A (pt)
EE (1) EE200100237A (pt)
GB (1) GB2343269A (pt)
MY (1) MY121811A (pt)
WO (1) WO2000026772A1 (pt)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5090591B2 (ja) * 2000-04-12 2012-12-05 ソニー株式会社 電子装置の制御方法，電子装置及び電子装置の機能の認識方法
GB2382674B (en) 2001-10-31 2005-11-16 Alphamosaic Ltd Data access in a processor
US7069442B2 (en) 2002-03-29 2006-06-27 Intel Corporation System and method for execution of a secured environment initialization instruction
KR20040111532A (ko) 2002-04-18 2004-12-31 코닌클리즈케 필립스 일렉트로닉스 엔.브이. 다중 이슈 프로세서
US7058829B2 (en) * 2002-08-14 2006-06-06 Intel Corporation Method and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPU
JP4090908B2 (ja) * 2003-02-21 2008-05-28 シャープ株式会社 画像処理装置および画像形成装置
WO2007034265A1 (en) * 2005-09-21 2007-03-29 Freescale Semiconductor, Inc. System and method for storing state information
KR100663709B1 (ko) 2005-12-28 2007-01-03 삼성전자주식회사 재구성 아키텍처에서의 예외 처리 방법 및 장치
TW200735846A (en) * 2006-03-31 2007-10-01 Micro Star Intl Co Ltd Data process electronic device with dual CPU
US8468009B1 (en) * 2006-09-28 2013-06-18 Cadence Design Systems, Inc. Hardware emulation unit having a shadow processor
JP4720926B2 (ja) * 2009-03-26 2011-07-13 ブラザー工業株式会社 処理装置
US7996595B2 (en) * 2009-04-14 2011-08-09 Lstar Technologies Llc Interrupt arbitration for multiprocessors
US8321614B2 (en) * 2009-04-24 2012-11-27 Empire Technology Development Llc Dynamic scheduling interrupt controller for multiprocessors
US8260996B2 (en) * 2009-04-24 2012-09-04 Empire Technology Development Llc Interrupt optimization for multiprocessors
US8234431B2 (en) * 2009-10-13 2012-07-31 Empire Technology Development Llc Interrupt masking for multi-core processors
CN102360278A (zh) * 2011-09-07 2012-02-22 苏州科雷芯电子科技有限公司 控制类指令与计算类指令分离式计算机系统
US9153295B2 (en) * 2012-10-04 2015-10-06 Texas Instruments Incorporated Register bank cross path connection method in a multi core processor system
US10942748B2 (en) * 2015-07-16 2021-03-09 Nxp B.V. Method and system for processing interrupts with shadow units in a microcontroller
CN105204393B (zh) * 2015-08-13 2017-12-26 彭增金 基于虚核单片机的单片机生产研发工具及其实现方法
TWI716167B (zh) * 2019-10-29 2021-01-11 新唐科技股份有限公司 儲存裝置及其映射方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2607685C3 (de) 1976-02-25 1981-01-15 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren zum Betrieb von Prozessoren in einem Multiprozessorsystem
US4395758A (en) * 1979-12-10 1983-07-26 Digital Equipment Corporation Accelerator processor for a data processing system
US5021991A (en) * 1983-04-18 1991-06-04 Motorola, Inc. Coprocessor instruction format
DE3580552D1 (de) * 1984-08-02 1990-12-20 Telemecanique Electrique Programmierbare steuereinrichtung mit zusatzprozessor.
US5226127A (en) * 1989-04-07 1993-07-06 Intel Corporation Method and apparatus providing for conditional execution speed-up in a computer system through substitution of a null instruction for a synchronization instruction under predetermined conditions
US5283881A (en) 1991-01-22 1994-02-01 Westinghouse Electric Corp. Microcoprocessor, memory management unit interface to support one or more coprocessors
US5588118A (en) * 1991-08-21 1996-12-24 Zilog, Inc. Single chip dual processor
US5614847A (en) * 1992-04-14 1997-03-25 Hitachi, Ltd. Semiconductor integrated circuit device having power reduction mechanism
US5495588A (en) 1993-11-18 1996-02-27 Allen-Bradley Company, Inc. Programmable controller having joined relay language processor and general purpose processor

Also Published As

Publication number Publication date
CN1135469C (zh) 2004-01-21
JP2002529810A (ja) 2002-09-10
CN1325511A (zh) 2001-12-05
EP1125194A1 (en) 2001-08-22
AU763319B2 (en) 2003-07-17
KR20010080349A (ko) 2001-08-22
WO2000026772A1 (en) 2000-05-11
GB9823819D0 (en) 1998-12-23
GB2343269A (en) 2000-05-03
AU6342499A (en) 2000-05-22
MY121811A (en) 2006-02-28
EP1125194B1 (en) 2005-12-28
EE200100237A (et) 2002-08-15
US7197627B1 (en) 2007-03-27

Similar Documents

Publication Publication Date Title
BR9914966A (pt) Arranjo de processamento para um computador, e, processo para operar um computador
AU7097900A (en) Branch instructions in a multithreaded parallel processing system
DE69316232D1 (de) System zum betrieb von anwendungs-software in einer sicherheitskritischen umgebung
DE3687724D1 (de) Digitalprozessorsteuerung.
JPS5576447A (en) Address control system for software simulation
SE9002838L (sv) Kraftstyrning foer en portfoeljdator
BR9405642A (pt) Processo para a preparação de soluções de celulose
BR9906563A (pt) Sistema de processamento de informações e processo de habilitar o controle do mesmo
MY115760A (en) Method and system for preventing unauthorized access to a computer program
BR0111717A (pt) Sistema e método para produzir aplicações conselheiras de processo baseadas na web
BR8605636A (pt) Processo para reacao de oxigenio com uma lama de polpa de celulose,processo para a misturacao de oxigenio em uma lama de polpa de celulose,processo para dispersao de um gas reativo por toda a lama de polpa,aparelho para reacao de oxigenio com uma polpa de celulose e aparelho para introducao de gas oxidante em uma lama de polpa
EP0130381A3 (en) Mechanism for implementing one machine cycle executable branch-on-any-bit-in-any-register instructions in a primitive instruction set computing system
BR9714043A (pt) Processo para resistência ampliada ao encolhimento em lã
DE69808628D1 (de) Mikroprozessorcachespeicherübereinstimmung
BR9810098A (pt) Processo para redução da concentração de patógenos virais e moleculares de um material biológico
JPS6435593A (en) Character lithographing system
SE9300156L (sv) Arrangemang i ett persondatorsystem
DE3881488D1 (de) Verfahren und anordnung zum bearbeiten von verschiedensprachigen texten.
Zhang et al. Interactive approach in machine translation systems
Meyers Design Arts: National Academy of Design (1994): Editorial 01
Xue et al. The Affect of Cache to Speedup Models
Pell Kerr, John Hoare (1978-1984): Memorandum 04
JPS5353939A (en) Data processing unit
Reagen National Commission on Libraries and Information Science (1989-1990): Speech 05
Jackson A unique Concurrent Processor architecture for high speed simulation

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 8A E 9A ANUIDADES.

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO PUBLICADO NA RPI 1962 DE 12/08/2008.