[go: up one dir, main page]

DE60001600D1 - Methode zur Herstellung von vertikalen Transistoren - Google Patents

Methode zur Herstellung von vertikalen Transistoren

Info

Publication number
DE60001600D1
DE60001600D1 DE60001600T DE60001600T DE60001600D1 DE 60001600 D1 DE60001600 D1 DE 60001600D1 DE 60001600 T DE60001600 T DE 60001600T DE 60001600 T DE60001600 T DE 60001600T DE 60001600 D1 DE60001600 D1 DE 60001600D1
Authority
DE
Germany
Prior art keywords
vertical transistors
making vertical
making
transistors
vertical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60001600T
Other languages
English (en)
Other versions
DE60001600T2 (de
Inventor
John Michael Hergenrother
Donald Paul Monroe
Gary Robert Weber
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia of America Corp
Original Assignee
Lucent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lucent Technologies Inc filed Critical Lucent Technologies Inc
Publication of DE60001600D1 publication Critical patent/DE60001600D1/de
Application granted granted Critical
Publication of DE60001600T2 publication Critical patent/DE60001600T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/025—Manufacture or treatment of FETs having insulated gates [IGFET] of vertical IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/63—Vertical IGFETs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H10D30/6728—Vertical TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
DE60001600T 1999-06-18 2000-06-06 Methode zur Herstellung von vertikalen Transistoren Expired - Lifetime DE60001600T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/335,707 US6197641B1 (en) 1998-08-28 1999-06-18 Process for fabricating vertical transistors

Publications (2)

Publication Number Publication Date
DE60001600D1 true DE60001600D1 (de) 2003-04-17
DE60001600T2 DE60001600T2 (de) 2003-11-13

Family

ID=23312924

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60001600T Expired - Lifetime DE60001600T2 (de) 1999-06-18 2000-06-06 Methode zur Herstellung von vertikalen Transistoren

Country Status (5)

Country Link
US (1) US6197641B1 (de)
EP (1) EP1063694B1 (de)
JP (1) JP2001057427A (de)
KR (1) KR100392278B1 (de)
DE (1) DE60001600T2 (de)

Families Citing this family (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7157314B2 (en) 1998-11-16 2007-01-02 Sandisk Corporation Vertically stacked field programmable nonvolatile memory and method of fabrication
US6670242B1 (en) 1999-06-24 2003-12-30 Agere Systems Inc. Method for making an integrated circuit device including a graded, grown, high quality gate oxide layer and a nitride layer
US6551946B1 (en) 1999-06-24 2003-04-22 Agere Systems Inc. Two-step oxidation process for oxidizing a silicon substrate wherein the first step is carried out at a temperature below the viscoelastic temperature of silicon dioxide and the second step is carried out at a temperature above the viscoelastic temperature
US6420822B1 (en) * 1999-07-15 2002-07-16 Northrop Grumman Corporation Thermionic electron emitter based upon the triple-junction effect
US20030235957A1 (en) * 2002-06-25 2003-12-25 Samir Chaudhry Method and structure for graded gate oxides on vertical and non-planar surfaces
US6888750B2 (en) * 2000-04-28 2005-05-03 Matrix Semiconductor, Inc. Nonvolatile memory on SOI and compound semiconductor substrates and method of fabrication
US8575719B2 (en) 2000-04-28 2013-11-05 Sandisk 3D Llc Silicon nitride antifuse for use in diode-antifuse memory arrays
DE10036897C1 (de) * 2000-07-28 2002-01-03 Infineon Technologies Ag Feldeffekttransistor, Schaltungsanordnung und Verfahren zum Herstellen eines Feldeffekttransistors
EP2323164B1 (de) 2000-08-14 2015-11-25 SanDisk 3D LLC Mehrebenen-Speichermatrix und deren Herstellungsverfahren
US6426259B1 (en) * 2000-11-15 2002-07-30 Advanced Micro Devices, Inc. Vertical field effect transistor with metal oxide as sidewall gate insulator
US6455377B1 (en) * 2001-01-19 2002-09-24 Chartered Semiconductor Manufacturing Ltd. Method to form very high mobility vertical channel transistor by selective deposition of SiGe or multi-quantum wells (MQWs)
US6649451B1 (en) 2001-02-02 2003-11-18 Matrix Semiconductor, Inc. Structure and method for wafer comprising dielectric and semiconductor
US7352199B2 (en) * 2001-02-20 2008-04-01 Sandisk Corporation Memory card with enhanced testability and methods of making and using the same
US6897514B2 (en) 2001-03-28 2005-05-24 Matrix Semiconductor, Inc. Two mask floating gate EEPROM and method of making
US6525953B1 (en) 2001-08-13 2003-02-25 Matrix Semiconductor, Inc. Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication
US6841813B2 (en) * 2001-08-13 2005-01-11 Matrix Semiconductor, Inc. TFT mask ROM and method for making same
US6593624B2 (en) 2001-09-25 2003-07-15 Matrix Semiconductor, Inc. Thin film transistors with vertically offset drain regions
US6843421B2 (en) 2001-08-13 2005-01-18 Matrix Semiconductor, Inc. Molded memory module and method of making the module absent a substrate support
US6690040B2 (en) 2001-09-10 2004-02-10 Agere Systems Inc. Vertical replacement-gate junction field-effect transistor
US20030052365A1 (en) * 2001-09-18 2003-03-20 Samir Chaudhry Structure and fabrication method for capacitors integratible with vertical replacement gate transistors
US6759730B2 (en) 2001-09-18 2004-07-06 Agere Systems Inc. Bipolar junction transistor compatible with vertical replacement gate transistor
US6686604B2 (en) * 2001-09-21 2004-02-03 Agere Systems Inc. Multiple operating voltage vertical replacement-gate (VRG) transistor
US6709904B2 (en) * 2001-09-28 2004-03-23 Agere Systems Inc. Vertical replacement-gate silicon-on-insulator transistor
US6624485B2 (en) 2001-11-05 2003-09-23 Matrix Semiconductor, Inc. Three-dimensional, mask-programmed read only memory
KR100406537B1 (ko) * 2001-12-03 2003-11-20 주식회사 하이닉스반도체 반도체장치의 제조 방법
US6773994B2 (en) * 2001-12-26 2004-08-10 Agere Systems Inc. CMOS vertical replacement gate (VRG) transistors
KR100406578B1 (ko) * 2001-12-29 2003-11-20 동부전자 주식회사 반도체 소자의 제조방법
US6731011B2 (en) 2002-02-19 2004-05-04 Matrix Semiconductor, Inc. Memory module having interconnected and stacked integrated circuits
US6853049B2 (en) 2002-03-13 2005-02-08 Matrix Semiconductor, Inc. Silicide-silicon oxide-semiconductor antifuse device and method of making
US6784101B1 (en) * 2002-05-16 2004-08-31 Advanced Micro Devices Inc Formation of high-k gate dielectric layers for MOS devices fabricated on strained lattice semiconductor substrates with minimized stress relaxation
US6635924B1 (en) 2002-06-06 2003-10-21 Agere Systems Inc. Ultra thin body vertical replacement gate MOSFET
US6737675B2 (en) 2002-06-27 2004-05-18 Matrix Semiconductor, Inc. High density 3D rail stack arrays
US6762094B2 (en) 2002-09-27 2004-07-13 Hewlett-Packard Development Company, L.P. Nanometer-scale semiconductor devices and method of making
US6632712B1 (en) * 2002-10-03 2003-10-14 Chartered Semiconductor Manufacturing Ltd. Method of fabricating variable length vertical transistors
DE10328072B4 (de) * 2003-06-23 2007-03-15 Infineon Technologies Ag Verfahren zur Herstellung von Halbleiterbauelementen als Stacked-Mehrfach-Gatter
US7202186B2 (en) * 2003-07-31 2007-04-10 Tokyo Electron Limited Method of forming uniform ultra-thin oxynitride layers
US7235440B2 (en) * 2003-07-31 2007-06-26 Tokyo Electron Limited Formation of ultra-thin oxide layers by self-limiting interfacial oxidation
US20070034909A1 (en) * 2003-09-22 2007-02-15 James Stasiak Nanometer-scale semiconductor devices and method of making
DE10350751B4 (de) 2003-10-30 2008-04-24 Infineon Technologies Ag Verfahren zum Herstellen eines vertikalen Feldeffekttransistors und Feldeffekt-Speichertransistor, insbesondere FLASH-Speichertransistor
US7138302B2 (en) * 2004-01-12 2006-11-21 Advanced Micro Devices, Inc. Method of fabricating an integrated circuit channel region
US7372091B2 (en) * 2004-01-27 2008-05-13 Micron Technology, Inc. Selective epitaxy vertical integrated circuit components
US7026689B2 (en) * 2004-08-27 2006-04-11 Taiwan Semiconductor Manufacturing Company Metal gate structure for MOS devices
US7504685B2 (en) 2005-06-28 2009-03-17 Micron Technology, Inc. Oxide epitaxial isolation
FR2897204B1 (fr) * 2006-02-07 2008-05-30 Ecole Polytechnique Etablissem Structure de transistor vertical et procede de fabrication
TWI305669B (en) * 2006-07-14 2009-01-21 Nanya Technology Corp Method for making a raised vertical channel transistor device
US20080122010A1 (en) * 2006-11-02 2008-05-29 International Business Machines Corporation Transistor having source/drain region only under sidewall spacer except for contacts and method
KR100781580B1 (ko) * 2006-12-07 2007-12-03 한국전자통신연구원 이중 구조 핀 전계 효과 트랜지스터 및 그 제조 방법
JP5468390B2 (ja) * 2008-01-29 2014-04-09 ユニサンティス エレクトロニクス シンガポール プライベート リミテッド 半導体装置およびその製造方法
EP2315239A1 (de) * 2009-10-23 2011-04-27 Imec Verfahren zur Bildung von monokristallinem Germanium oder Silizium-Germanium
US8623757B2 (en) * 2011-09-29 2014-01-07 Eastmak Kodak Company Producing a vertical transistor including reentrant profile
CN102623343B (zh) * 2012-03-14 2014-06-04 上海华力微电子有限公司 半导体器件侧墙空洞层制备方法
US9099423B2 (en) * 2013-07-12 2015-08-04 Asm Ip Holding B.V. Doped semiconductor films and processing
US9012278B2 (en) * 2013-10-03 2015-04-21 Asm Ip Holding B.V. Method of making a wire-based semiconductor device
CN105826200B (zh) * 2015-01-09 2018-11-16 中芯国际集成电路制造(上海)有限公司 晶体管及其形成方法
US9627395B2 (en) 2015-02-11 2017-04-18 Sandisk Technologies Llc Enhanced channel mobility three-dimensional memory structure and method of making thereof
US9478495B1 (en) 2015-10-26 2016-10-25 Sandisk Technologies Llc Three dimensional memory device containing aluminum source contact via structure and method of making thereof
EP3185299B1 (de) 2015-12-21 2023-05-24 IMEC vzw Selbstausgerichtete nanostrukturen für halbleiterbauelement
US9882047B2 (en) 2016-02-01 2018-01-30 International Business Machines Corporation Self-aligned replacement metal gate spacerless vertical field effect transistor
US9711618B1 (en) 2016-03-31 2017-07-18 International Business Machines Corporation Fabrication of vertical field effect transistor structure with controlled gate length
US10032906B2 (en) * 2016-04-29 2018-07-24 Samsung Electronics Co., Ltd. Vertical field effect transistor and method of fabricating the same
US10199480B2 (en) * 2016-09-29 2019-02-05 Globalfoundries Inc. Controlling self-aligned gate length in vertical transistor replacement gate flow
US10734245B2 (en) * 2018-10-19 2020-08-04 International Business Machines Corporation Highly selective dry etch process for vertical FET STI recess
US11075280B2 (en) 2019-04-17 2021-07-27 International Business Machines Corporation Self-aligned gate and junction for VTFET
CN111244161B (zh) * 2020-01-21 2023-08-11 中国科学院微电子研究所 C形沟道部半导体装置及包括其的电子设备

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2103879B (en) * 1981-08-19 1985-04-11 Secr Defence Method for producing a vertical channel transistor
JPS60128654A (ja) * 1983-12-16 1985-07-09 Hitachi Ltd 半導体集積回路
US5106778A (en) * 1988-02-02 1992-04-21 Massachusetts Institute Of Technology Vertical transistor device fabricated with semiconductor regrowth
JP2804539B2 (ja) * 1989-09-28 1998-09-30 沖電気工業株式会社 半導体装置およびその製造方法
US5140388A (en) 1991-03-22 1992-08-18 Hewlett-Packard Company Vertical metal-oxide semiconductor devices
US5208172A (en) * 1992-03-02 1993-05-04 Motorola, Inc. Method for forming a raised vertical transistor
US5308782A (en) * 1992-03-02 1994-05-03 Motorola Semiconductor memory device and method of formation
US5612563A (en) 1992-03-02 1997-03-18 Motorola Inc. Vertically stacked vertical transistors used to form vertical logic gate structures
US5340754A (en) * 1992-09-02 1994-08-23 Motorla, Inc. Method for forming a transistor having a dynamic connection between a substrate and a channel region
US5324673A (en) 1992-11-19 1994-06-28 Motorola, Inc. Method of formation of vertical transistor
KR0165398B1 (ko) * 1995-05-26 1998-12-15 윤종용 버티칼 트랜지스터의 제조방법
US6020257A (en) 1995-06-07 2000-02-01 Elm Technology Corporation Membrane dielectric isolation IC fabrication
TW312852B (en) * 1996-06-08 1997-08-11 United Microelectronics Corp Manufacturing method of flash memory
JP3371708B2 (ja) * 1996-08-22 2003-01-27 ソニー株式会社 縦型電界効果トランジスタの製造方法
JPH10112543A (ja) * 1996-10-04 1998-04-28 Oki Electric Ind Co Ltd 半導体素子および半導体素子の製造方法
TW425718B (en) * 1997-06-11 2001-03-11 Siemens Ag Vertical transistor

Also Published As

Publication number Publication date
KR20010029807A (ko) 2001-04-16
US6197641B1 (en) 2001-03-06
EP1063694B1 (de) 2003-03-12
EP1063694A1 (de) 2000-12-27
JP2001057427A (ja) 2001-02-27
KR100392278B1 (ko) 2003-07-22
DE60001600T2 (de) 2003-11-13

Similar Documents

Publication Publication Date Title
DE60001600D1 (de) Methode zur Herstellung von vertikalen Transistoren
DE69909205D1 (de) Verfahren zur Herstellung vertikaler Transistoren
AT7110U3 (de) Verfahren zur herstellung von amlodipinmaleat
DE50201891D1 (de) Verfahren zur herstellung von 1-octen
DE60223070D1 (de) Verfahren zur herstellung von dihalogenadamantanen
DE60017237D1 (de) Verfahren zur mikrobiellen Herstellung von Polyestern
DE60019747D1 (de) Verfahren zur herstellung von fluorolefinen
DE60219193D1 (de) Verfahren zur herstellung von silylorganomercaptanen
DE60208738D1 (de) Verfahren zur Herstellung von Chlorfluorpolyoxyalkylenolen
DE69943089D1 (de) Methode zur behandlung von staphylokokkeninfektionen
DE50104778D1 (de) Verfahren zur herstellung von polyisobutenylphenolen
DE60026607D1 (de) Verfahren zur herstellung von perfluoroalkadienen
DE60024372D1 (de) Verfahren zur Herstellung von Tetraorganooxysilanen
ATA218299A (de) Verfahren zur herstellung von oxindolen
DE50210487D1 (de) Verfahren zur Herstellung von 1-Amino-4-hydroxyanthrachinonen
DE60239085D1 (de) Prozess zur Herstellung von E-Caprolactam
DE60131562D1 (de) Verfahren zur herstellung von benztriazolen
DE60039688D1 (de) Verfahren zur herstellung von uhrarmbandteilen
DE60113157T2 (de) Verbessertes verfahren zur herstellung von simvastatin
DE69916332D1 (de) Verfahren zur herstellung von etheraminalkoxylaten
DE60209171D1 (de) Verfahren zur Herstellung von Bromfluorenen
DE60031231D1 (de) Verfahren zur Herstellung von 2-Alkyl-4-Isothiazolin-3-onen
DE60004119D1 (de) Verfahren zur Herstellung von Pentaacetyl-beta-D-Glucopyranose
DE60109786D1 (de) Verfahren zur herstellung von hydroxylactonen
DE50008921D1 (de) Verfahren zur herstellung von blockweichschaumpolyolen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition