DE19749600A1 - Takttreiberschaltung und integrierte Halbleiterschaltungseinrichtung - Google Patents
Takttreiberschaltung und integrierte HalbleiterschaltungseinrichtungInfo
- Publication number
- DE19749600A1 DE19749600A1 DE19749600A DE19749600A DE19749600A1 DE 19749600 A1 DE19749600 A1 DE 19749600A1 DE 19749600 A DE19749600 A DE 19749600A DE 19749600 A DE19749600 A DE 19749600A DE 19749600 A1 DE19749600 A1 DE 19749600A1
- Authority
- DE
- Germany
- Prior art keywords
- clock
- driver
- clock driver
- clock signal
- gate array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/90—Masterslice integrated circuits
- H10D84/903—Masterslice integrated circuits comprising field effect technology
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Tests Of Electronic Circuits (AREA)
- Logic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9047912A JPH10246754A (ja) | 1997-03-03 | 1997-03-03 | クロックドライバ回路及び半導体集積回路装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE19749600A1 true DE19749600A1 (de) | 1998-09-10 |
| DE19749600C2 DE19749600C2 (de) | 2001-08-09 |
Family
ID=12788589
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE19749600A Expired - Fee Related DE19749600C2 (de) | 1997-03-03 | 1997-11-10 | Integrierte Halbleiterschaltungseinrichtung mit Makrozellenlayoutbereichen wie ein Gate-Array oder ein eingebettetes Zellen-Array (embedded cell array ECA), und im einzelnen eine in der integrierten Halbleiterschaltungseinrichtung vorgesehene Takttreiberschaltung |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US5914625A (de) |
| JP (1) | JPH10246754A (de) |
| KR (1) | KR100258279B1 (de) |
| DE (1) | DE19749600C2 (de) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000200114A (ja) | 1999-01-07 | 2000-07-18 | Nec Corp | クロック分配回路 |
| US6959132B2 (en) * | 2002-03-13 | 2005-10-25 | Pts Corporation | One-to-M wavelength routing element |
| KR100429891B1 (ko) * | 2002-07-29 | 2004-05-03 | 삼성전자주식회사 | 클럭 스큐를 최소화하기 위한 격자형 클럭 분배망 |
| US20110270599A1 (en) * | 2010-04-29 | 2011-11-03 | Park Heat-Bit | Method for testing integrated circuit and semiconductor memory device |
| US9443053B2 (en) | 2013-12-26 | 2016-09-13 | Cavium, Inc. | System for and method of placing clock stations using variable drive-strength clock drivers built out of a smaller subset of base cells for hybrid tree-mesh clock distribution networks |
| US9390209B2 (en) | 2013-12-26 | 2016-07-12 | Cavium, Inc. | System for and method of combining CMOS inverters of multiple drive strengths to create tune-able clock inverters of variable drive strengths in hybrid tree-mesh clock distribution networks |
| US9305129B2 (en) * | 2013-12-26 | 2016-04-05 | Cavium, Inc. | System for and method of tuning clock networks constructed using variable drive-strength clock inverters with variable drive-strength clock drivers built out of a smaller subset of base cells |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61226943A (ja) * | 1985-03-30 | 1986-10-08 | Toshiba Corp | 自動配置配線用標準セル |
| JPH0828421B2 (ja) * | 1987-08-27 | 1996-03-21 | 株式会社東芝 | 半導体集積回路装置 |
| JPH0384951A (ja) * | 1989-08-29 | 1991-04-10 | Mitsubishi Electric Corp | 集積回路のレイアウト設計方法 |
| US5254886A (en) * | 1992-06-19 | 1993-10-19 | Actel Corporation | Clock distribution scheme for user-programmable logic array architecture |
| JP2826446B2 (ja) * | 1992-12-18 | 1998-11-18 | 三菱電機株式会社 | 半導体集積回路装置及びその設計方法 |
| JPH0714994A (ja) * | 1993-06-17 | 1995-01-17 | Fujitsu Ltd | 半導体集積回路装置及び基準信号供給方法 |
| JPH0722511A (ja) * | 1993-07-05 | 1995-01-24 | Mitsubishi Electric Corp | 半導体装置 |
| JPH07168735A (ja) * | 1993-12-16 | 1995-07-04 | Matsushita Electric Ind Co Ltd | スキャンテスト方法およびクロックスキュー補正装置およびクロック配線方法 |
-
1997
- 1997-03-03 JP JP9047912A patent/JPH10246754A/ja active Pending
- 1997-09-11 US US08/927,276 patent/US5914625A/en not_active Expired - Fee Related
- 1997-11-10 DE DE19749600A patent/DE19749600C2/de not_active Expired - Fee Related
- 1997-11-11 KR KR1019970059345A patent/KR100258279B1/ko not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| DE19749600C2 (de) | 2001-08-09 |
| KR100258279B1 (ko) | 2000-06-01 |
| KR19980079455A (ko) | 1998-11-25 |
| US5914625A (en) | 1999-06-22 |
| JPH10246754A (ja) | 1998-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR950020069A (ko) | 데이타 구동기 | |
| KR950012663A (ko) | 경계주사 테스트 회로를 가진 반도체 장치 | |
| TW359027B (en) | CMOS digital level shift circuit | |
| CA2291681A1 (en) | Boundary scan element and communication device made by using the same | |
| EP0784376A3 (de) | Halbleitervorrichtung und Halbleitermodul | |
| TW360791B (en) | Memory array test circuit and method | |
| DE19749600A1 (de) | Takttreiberschaltung und integrierte Halbleiterschaltungseinrichtung | |
| AU6022199A (en) | Block write circuit and method for wide data path memory devices | |
| KR890015409A (ko) | 집적회로 | |
| EP0317472A3 (de) | Logikredundanzschaltungsaufstellung | |
| KR970051297A (ko) | 메모리 회로의 평행 출력 버퍼 | |
| KR880004483A (ko) | 데이타 버스 리세트 회로를 구비한 반도체 기억장치 | |
| KR940006230A (ko) | 반도체 집적회로장치 및 그 기능시험방법 | |
| EP0953912A3 (de) | Halbleiterspeicheranordnung mit Redundanz | |
| KR960012016A (ko) | 신호 변환 장치를 갖고 있는 어드레스 입력버퍼 | |
| DE60002349D1 (de) | Speichermodulsprüfeinrichtung mit verminderter ausgangstreiberimpendanz | |
| EP0006531A2 (de) | Push-Pull Treibschaltung und ihre Verwendung in einer programmierbaren logischen Anordnung | |
| DE60026093D1 (de) | Halbleitervorrichtung mit Makros und Prüfverfahren dafür | |
| DE3886040D1 (de) | Breitbandsignal-Koppeleinrichtung. | |
| TW325566B (en) | Semiconductor integrated circuit (IC) device | |
| DE69311724D1 (de) | Modulare Einrichtung für Zugriff auf elektrische oder optische Signalen die durch einen Verteiler fliessen | |
| DE69807783D1 (de) | Festwertspeicher-Prüfungschaltung | |
| KR0145874B1 (ko) | 작동판넬의 키수 확장회로 | |
| JPS6477142A (en) | Semiconductor integrated circuit | |
| EP0360164A3 (de) | Verbindungssystem für den Ausgangstreiber einer Standardzelle |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OP8 | Request for examination as to paragraph 44 patent law | ||
| D2 | Grant after examination | ||
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |