[go: up one dir, main page]

DE10343084A1 - Halbleiterwafer und Verfahren zu dessen Vereinzelung - Google Patents

Halbleiterwafer und Verfahren zu dessen Vereinzelung Download PDF

Info

Publication number
DE10343084A1
DE10343084A1 DE10343084A DE10343084A DE10343084A1 DE 10343084 A1 DE10343084 A1 DE 10343084A1 DE 10343084 A DE10343084 A DE 10343084A DE 10343084 A DE10343084 A DE 10343084A DE 10343084 A1 DE10343084 A1 DE 10343084A1
Authority
DE
Germany
Prior art keywords
trench
cavity
filled
per chip
electrically inactive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE10343084A
Other languages
English (en)
Other versions
DE10343084B4 (de
Inventor
Markus Zundel
Rudolf Zelsacher
Hermann Peri
Dietmar Kotz
Achim Knapp
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to DE10343084A priority Critical patent/DE10343084B4/de
Publication of DE10343084A1 publication Critical patent/DE10343084A1/de
Application granted granted Critical
Publication of DE10343084B4 publication Critical patent/DE10343084B4/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H10P54/00—

Landscapes

  • Dicing (AREA)
  • Processing Of Stones Or Stones Resemblance Materials (AREA)
  • Pressure Sensors (AREA)
  • Element Separation (AREA)

Abstract

Die Erfindung betrifft einen Halbleiterwafer (1), bei dem zu vereinzelnde Chips (3) längs ihres Randes (4) mit elektrisch nicht aktiven Trenches (5) versehen sind. Diese Trenches (5) werden vorzugsweise zusammen mit Trenches (13) des Zellenfeldes (6) hergestellt.
DE10343084A 2003-09-17 2003-09-17 Halbleiterwafer aus einer Vielzahl von durch Vereinzelungsrahmen voneinander zu trennenden Chips Expired - Lifetime DE10343084B4 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE10343084A DE10343084B4 (de) 2003-09-17 2003-09-17 Halbleiterwafer aus einer Vielzahl von durch Vereinzelungsrahmen voneinander zu trennenden Chips

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE10343084A DE10343084B4 (de) 2003-09-17 2003-09-17 Halbleiterwafer aus einer Vielzahl von durch Vereinzelungsrahmen voneinander zu trennenden Chips

Publications (2)

Publication Number Publication Date
DE10343084A1 true DE10343084A1 (de) 2005-05-04
DE10343084B4 DE10343084B4 (de) 2006-07-06

Family

ID=34398786

Family Applications (1)

Application Number Title Priority Date Filing Date
DE10343084A Expired - Lifetime DE10343084B4 (de) 2003-09-17 2003-09-17 Halbleiterwafer aus einer Vielzahl von durch Vereinzelungsrahmen voneinander zu trennenden Chips

Country Status (1)

Country Link
DE (1) DE10343084B4 (de)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7816229B2 (en) 2008-09-30 2010-10-19 Infineon Technologies Austria Ag Semiconductor device with channel stop trench and method
US9484451B2 (en) 2007-10-05 2016-11-01 Vishay-Siliconix MOSFET active area and edge termination area charge balance
US9614043B2 (en) 2012-02-09 2017-04-04 Vishay-Siliconix MOSFET termination trench
US9842911B2 (en) 2012-05-30 2017-12-12 Vishay-Siliconix Adaptive charge balanced edge termination
US9882044B2 (en) 2014-08-19 2018-01-30 Vishay-Siliconix Edge termination for super-junction MOSFETs
US9887259B2 (en) 2014-06-23 2018-02-06 Vishay-Siliconix Modulated super junction power MOSFET devices
WO2025068483A1 (en) * 2023-09-29 2025-04-03 Infineon Technologies Austria Ag A semiconductor die

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8803297B2 (en) 2012-08-10 2014-08-12 Infineon Technologies Ag Semiconductor device including a stress relief layer and method of manufacturing
US9508596B2 (en) 2014-06-20 2016-11-29 Vishay-Siliconix Processes used in fabricating a metal-insulator-semiconductor field effect transistor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4437581C2 (de) * 1994-10-20 1996-08-08 Siemens Ag Verfahren zur Herstellung einer Festwertspeicherzellenanordnung mit vertikalen MOS-Transistoren
US6368943B1 (en) * 1996-05-14 2002-04-09 Sony Corporation Semiconductor method of manufacture

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4437581C2 (de) * 1994-10-20 1996-08-08 Siemens Ag Verfahren zur Herstellung einer Festwertspeicherzellenanordnung mit vertikalen MOS-Transistoren
US6368943B1 (en) * 1996-05-14 2002-04-09 Sony Corporation Semiconductor method of manufacture

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10084037B2 (en) 2007-10-05 2018-09-25 Vishay-Siliconix MOSFET active area and edge termination area charge balance
US9484451B2 (en) 2007-10-05 2016-11-01 Vishay-Siliconix MOSFET active area and edge termination area charge balance
US8138581B2 (en) 2008-09-30 2012-03-20 Infineon Technologies Austria Ag Semiconductor device with channel stop trench and method
DE102009061851B3 (de) 2008-09-30 2022-01-20 Infineon Technologies Austria Ag Halbleiterbauelement mit Kanalstoppgraben
DE102009042711B4 (de) * 2008-09-30 2020-10-01 Infineon Technologies Austria Ag Halbleiterbauelemente mit Kanalstoppgraben und Verfahren
US7816229B2 (en) 2008-09-30 2010-10-19 Infineon Technologies Austria Ag Semiconductor device with channel stop trench and method
US9614043B2 (en) 2012-02-09 2017-04-04 Vishay-Siliconix MOSFET termination trench
US9935193B2 (en) 2012-02-09 2018-04-03 Siliconix Technology C. V. MOSFET termination trench
US10229988B2 (en) 2012-05-30 2019-03-12 Vishay-Siliconix Adaptive charge balanced edge termination
US9842911B2 (en) 2012-05-30 2017-12-12 Vishay-Siliconix Adaptive charge balanced edge termination
US9887259B2 (en) 2014-06-23 2018-02-06 Vishay-Siliconix Modulated super junction power MOSFET devices
US10283587B2 (en) 2014-06-23 2019-05-07 Vishay-Siliconix Modulated super junction power MOSFET devices
US10340377B2 (en) 2014-08-19 2019-07-02 Vishay-Siliconix Edge termination for super-junction MOSFETs
US9882044B2 (en) 2014-08-19 2018-01-30 Vishay-Siliconix Edge termination for super-junction MOSFETs
WO2025068483A1 (en) * 2023-09-29 2025-04-03 Infineon Technologies Austria Ag A semiconductor die

Also Published As

Publication number Publication date
DE10343084B4 (de) 2006-07-06

Similar Documents

Publication Publication Date Title
TW200520125A (en) Semiconductor device package utilizing proud interconnect material
TW200503179A (en) Integration method of a semiconductor device having a recessed gate electrode
TW200620657A (en) Recessed semiconductor device
WO2006053055A3 (en) High-voltage transistor fabrication with trench etching technique
TW200512848A (en) Transparent packaging in wafer level
TW200518318A (en) Array of nonvolatile memory cells wherein each cell has two conductive floating gates
EP1256985A3 (de) Lateraler Leistungs-MISFET
WO2000075965A3 (en) Power mosfet and method of making the same
WO2005050701A3 (en) Stressed semiconductor device structures having granular semiconductor material
TW200509321A (en) Composite lid for land grid array (LGA) flip-chip package assembly
TW200629558A (en) Semiconductor device
DE10343084A1 (de) Halbleiterwafer und Verfahren zu dessen Vereinzelung
WO2004053939A3 (en) Integrated circuit structure with improved ldmos design
TW200715497A (en) Plastic semiconductor package having improved control of dimensions
TW200725756A (en) Method for forming a semiconductor structure and structure thereof
EP1643559A3 (de) MOS-gesteuerte Halbleiteranordnung mit obenliegendem Drain
TW200620629A (en) Semiconductor device
EP1432036A3 (de) Halbleiterbauelement und Belastungsschaltkreis
WO2002082546A3 (en) Overvoltage protection device
TW200723531A (en) Semiconductor device and semiconductor device manufacturing method
TW200711050A (en) Electronic device including gate lines, bit lines, or a combination thereof
TW200605379A (en) Photoelectric conversion device, image sensor, and method for manufacturing photoelectric conversion device
WO2005045938A3 (en) Insulated gate field-effect transistor
TW200713576A (en) Semiconductor device
EP1139427A3 (de) Integrierter Halbleiterschaltkreis mit Standardzellenverwendung

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8364 No opposition during term of opposition
R071 Expiry of right