CN201115000Y - circuit board - Google Patents
circuit board Download PDFInfo
- Publication number
- CN201115000Y CN201115000Y CNU2007201532896U CN200720153289U CN201115000Y CN 201115000 Y CN201115000 Y CN 201115000Y CN U2007201532896 U CNU2007201532896 U CN U2007201532896U CN 200720153289 U CN200720153289 U CN 200720153289U CN 201115000 Y CN201115000 Y CN 201115000Y
- Authority
- CN
- China
- Prior art keywords
- circuit board
- chip
- substrate
- edge
- board according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000000758 substrate Substances 0.000 claims abstract description 28
- 238000003466 welding Methods 0.000 claims abstract description 17
- 239000002699 waste material Substances 0.000 claims description 21
- 238000005476 soldering Methods 0.000 abstract description 17
- 238000005336 cracking Methods 0.000 abstract description 8
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 abstract description 7
- 238000000034 method Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 3
- 238000004806 packaging method and process Methods 0.000 description 3
- 238000004364 calculation method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
Images
Landscapes
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Abstract
Description
技术领域 technical field
本实用新型涉及一种电路板结构,更详而言之,涉及一种具有避免芯片焊接部锡裂功效的电路板。The utility model relates to a circuit board structure, in more detail, relates to a circuit board with the function of preventing tin cracking at the soldering part of the chip.
背景技术 Background technique
于印刷电路板(Printed Circuit Board;PCB)生产组装过程中,为了确保靠近电路板边框位置的元件不受损伤,需要在印刷电路板四周相应添加废料边板,并于完成该印刷电路板上的元件的组装插接作业后,再将该印刷电路板周围的废料边板以相应的工具凿出一条穿过电路板且区隔电路板、废料边板的折断线,如使用现有V-Cut的方式制作此折断线,使废料边板更易于分离。During the production and assembly process of Printed Circuit Board (PCB), in order to ensure that the components close to the border of the circuit board are not damaged, it is necessary to add waste edge boards around the printed circuit board and complete the printed circuit board. After the assembly and plugging of the components, use the corresponding tools to chisel out a break line that passes through the circuit board and separates the circuit board and the waste side board from the waste side board around the printed circuit board. If the existing V-Cut Make this break line in a way that makes it easier to separate the scrap edge panels.
此外,随着通讯、网路及电脑等各式便携式(Portable)产品的大幅成长,可缩小积体电路(IC)面积且具有高密度与多接脚化特性的球栅阵列式(Ball Grid Array;BGA)元件、芯片倒装(Flip Chip;FC)元件、芯片尺寸封装(Chip Size Package;CSP)元件与多芯片模块(Multi ChipModule;MCM)元件等封装元件已日渐成为封装市场上的主流,由于积体电路的不断小型化,造成同一印刷电路板中布设的元件密集度很高,则可能因空间问题,而将上述封装元件布设于离该印刷电路板边缘过近的区域,由于上述封装元件相对于电路板的整体尺寸较大且具有多接脚,因此在扳折该印刷电路板周围的废料边板时,往往会因应力过大,造成该印刷电路板边缘附近的元件特别是上述自身尺寸过大且接脚过多的芯片元件接脚锡裂,进而降低产品良率。In addition, with the rapid growth of various portable products such as communication, network and computer, Ball Grid Array (BGA) can reduce the area of integrated circuit (IC) and has high density and multi-pin characteristics. ; BGA) components, flip chip (Flip Chip; FC) components, chip size package (Chip Size Package; CSP) components and multi-chip module (Multi ChipModule; MCM) components and other packaging components have gradually become the mainstream in the packaging market. Due to the continuous miniaturization of integrated circuits, the density of components arranged in the same printed circuit board is very high, and the above-mentioned packaged components may be arranged in an area too close to the edge of the printed circuit board due to space problems. The overall size of the components relative to the circuit board is large and has multiple pins. Therefore, when the waste edge board around the printed circuit board is folded, the stress is often too large, causing the components near the edge of the printed circuit board, especially the above-mentioned The pins of chip components that are too large in size and have too many pins are cracked, thereby reducing the product yield.
综上所述,如何提出一种可避免上述现有技术的种种缺失的电路板,以降低扳折废料边板时产生的应力而造成该芯片焊接部焊接芯片后的接脚锡裂的风险,进而提高产品良率,实为目前需要解决的技术问题。To sum up, how to propose a circuit board that can avoid the various defects of the above-mentioned prior art, so as to reduce the risk of tin cracking of the pins of the chip soldering part after the chip is soldered due to the stress generated when the scrap side board is folded, Further improving the product yield rate is actually a technical problem that needs to be solved at present.
实用新型内容Utility model content
鉴于上述现有技术的缺点,本实用新型的主要目的在于提供一种电路板,以降低扳折废料边板时产生的应力而造成该芯片焊接部焊接芯片后的接脚锡裂的风险,进而提高产品良率。In view of the above-mentioned shortcomings of the prior art, the main purpose of this utility model is to provide a circuit board to reduce the risk of tin cracking of the pins of the chip soldering part after the chip is soldered due to the stress generated when the scrap side board is folded, and then Improve product yield.
为达上述目的及其他目的,本实用新型提供一种电路板,包括具有至少一芯片焊接部的基板,且该芯片焊接部距离该基板边缘一预定距离;连接于该基板对应该芯片焊接部的边缘废料边板,并具有对应该芯片焊接部的尺寸且设置于该废料边板靠近该芯片焊接部并切齐该边缘的开孔。In order to achieve the above purpose and other purposes, the utility model provides a circuit board, including a substrate with at least one chip welding part, and the chip welding part is a predetermined distance away from the edge of the substrate; connected to the substrate corresponding to the chip welding part The edge waste side plate has an opening corresponding to the size of the chip welding part, which is arranged on the waste side plate close to the chip welding part and cut to align with the edge.
于本实用新型的电路板中,该基板与该废料边板边缘连接处具有折断线,相应地,该开孔的长度大于该芯片焊接部对应该开孔方向的长度。于一较佳实施例中,该开孔系以该芯片焊接部对应该开孔方向的垂直平分线对称设置。In the circuit board of the present invention, there is a break line at the connection between the substrate and the edge of the waste side board, and correspondingly, the length of the hole is greater than the length of the chip soldering portion corresponding to the direction of the hole. In a preferred embodiment, the opening is arranged symmetrically with respect to the perpendicular bisector of the die bonding portion corresponding to the opening direction.
相比于现有技术,本实用新型的电路板主要系在该废料边板对应各该芯片焊接部于该印刷电路板与该废料边板交界处分别形成一开孔,由此以防止现有技术中因芯片焊接部尺寸过大接点过多,且布设离该印刷电路板边缘过近,易于该印刷电路板周围的废料边板扳折过程中,受应力影响而造成该芯片焊接部焊接芯片后的接脚锡裂的弊端。Compared with the prior art, the circuit board of the present utility model mainly forms an opening at the junction of the printed circuit board and the waste side board corresponding to each of the chip soldering parts of the waste side board, thereby preventing existing In the technology, because the size of the chip soldering part is too large and there are too many contacts, and the layout is too close to the edge of the printed circuit board, it is easy to cause the chip soldering part to weld the chip under the influence of stress during the process of folding the waste edge board around the printed circuit board. The disadvantages of tin cracking of the final pins.
附图说明 Description of drawings
图1是显示本实用新型电路板的立体图;以及Fig. 1 is a perspective view showing a circuit board of the present invention; and
图2是显示本实用新型电路板的俯视图。Fig. 2 is a top view showing the circuit board of the present invention.
主要元件符号说明Description of main component symbols
1废料边板1 scrap edge board
10a、10b开孔10a, 10b opening
2基板2 substrates
20a、20b芯片焊接部20a, 20b chip soldering part
200a、200b芯片元件200a, 200b chip components
21a、21b基板边缘21a, 21b edge of substrate
22折断线22 break line
L开孔长度L opening length
L1 芯片焊接部长度L1 Chip soldering length
S1 预定距离S1 Predetermined distance
S2 安全距离S2 Safety distance
具体实施方式 Detailed ways
以下通过特定的具体实例说明本实用新型的实施方式,本领域技术人员由本说明书所公开的内容轻易地了解本实用新型的其他优点与功效。本实用新型也可通过其他不同的具体实例加以施行或应用,本说明书中的各项细节亦可基于不同观点与应用,在不背离本实用新型的精神下进行各种修饰与变更。The implementation of the present utility model is described below through specific examples, and those skilled in the art can easily understand other advantages and effects of the present utility model from the contents disclosed in this specification. The utility model can also be implemented or applied through other different specific examples, and various modifications and changes can be made to the details in this specification based on different viewpoints and applications without departing from the spirit of the utility model.
请同时参阅图1及图2,图1显示本实用新型电路板的立体图,图2显示本实用新型电路板的俯视图;如图所示,本实用新型的电路板是应用于两侧布设有废料边板1的基板2中,且该基板2与该废料边板1边缘连接处具有折断线22,于本实施例中为V字形剖面的沟槽或例如邮票孔的点状线孔,以利废料边板1拨离该基板2;其中,该基板2具有至少一芯片焊接部(于本实施例中,以二芯片焊接部20a、20b为例,但不以此为限),较佳地,各该芯片焊接部20a、20b与该基板2的边缘21a、21b的预定距离(S1)小于一安全距离(安全距离是依据扳折该废料边板1时对该基板2所产生的应力影响大小而设定的,于本实施例中,是以安全距离设定为400mil为例),且该芯片焊接部20a、20b是供为球栅阵列式(Ball Grid Array;BGA)芯片元件、芯片倒装(FlipChip;FC)芯片元件、芯片尺寸封装(Chip Size Package;CSP)元件、或者多芯片模块(Multi Chip Module;MCM)元件等整体尺寸较大且具有多接脚的封装元件。而本实用新型的电路板是针对距离该印刷电路板的边缘过近且其自身尺寸过大、接脚过多的芯片元件200a、200b焊接于芯片焊接部20a、20b而采取的保护措施。Please refer to Fig. 1 and Fig. 2 at the same time. Fig. 1 shows a perspective view of the circuit board of the present invention, and Fig. 2 shows a top view of the circuit board of the present invention; In the
更详而言之,本实用新型的电路板为在该废料边板1对应各该芯片焊接部20a、20b于该基板2与废料边板1交界处分别形成切齐该基板边缘21a、21b的开孔10a、10b,由此以降低扳折废料边板1时产生的应力而造成该芯片焊接部20a、20b焊接芯片元件200a、200b后的接脚锡裂的风险。In more detail, the circuit board of the present utility model is formed on the
此外,该开孔10a(10b)是切齐靠近该芯片焊接部20a(20b)的该基板2边缘21a(21b)。该开孔10a(10b)的长度是大于该芯片焊接部20a(20b)对应该基板2边缘21a(21b)方向的长度,以分散扳折该废料边板1时对该基板2产生的应力。再者,该开孔10a(10b)可以辅助刀具通过刀刻方式形成,而该开孔10a(10b)的宽度是依据该辅助刀具的宽度予以设定的,但不以此为限,也可依据该开孔10a(10b)的其他形成工具以设定该开孔10a(10b)的宽度。另外,于本实施例中,该开孔10a(10b)的位置设置是使得该芯片焊接部20a(20b)位于该开孔10a(10b)于对应该基板2边缘21a(21b)方向的垂直平分线上,即,以该开孔10a为例,该开孔10a的长度L依据该芯片焊接部20a对应该基板2边缘21a方向的长度L1与另一安全距离S2进行计算,以计算出该开孔10a的长度L,其中,该开孔10a的长度L计算方式如等式(1)所示:In addition, the opening 10a (10b) is aligned with the
L=L1+2*S2 (1)。L=L1+2*S2 (1).
其中,该安全距离(S2)是依据应力分散原理的最佳化原则予以设定者,且于本实施例中,该安全距离(S2)设定为200至300mil之间。再者,该开孔10a(10b)的结构可达成分散应力的同等功效的结构均属于本实用新型的应用范畴。如此,即可通过该开孔10a(10b)的设置,以防止现有技术中因芯片焊接部自身尺寸过大、接脚过多、且离该印刷电路板边缘过近,易于废料边板扳折过程中,受应力影响而造成该芯片焊接部焊接芯片元件200a、200b后的接脚锡裂的风险。Wherein, the safety distance ( S2 ) is set according to the optimization principle of stress dispersion principle, and in this embodiment, the safety distance ( S2 ) is set between 200 and 300 mil. Furthermore, the structures of the
承上所述,本实用新型的电路板是于该废料边板对应各该芯片焊接部(特别是与该基板的边框距离小于一安全距离的芯片焊接部)于该基板与该废料边板交界处分别形成一开孔,由此以降低扳折废料边板时产生的应力而造成该芯片焊接部焊接芯片元件200a、200b后的接脚锡裂的风险,进而降低产品良率。Based on the above, the circuit board of the present utility model is that the waste side board corresponds to each of the chip welding parts (especially the chip welding part whose distance from the frame of the substrate is less than a safe distance) at the junction of the substrate and the waste side board An opening is formed at each position, thereby reducing the risk of tin cracking of the pins after the
上述实施例仅例示性说明本实用新型的原理及其功效,而非用于限制本实用新型。任何本领域技术人员均可在不违背本实用新型的精神及范畴下,对上述实施例进行修饰与改变。因此,本实用新型的权利保护范围,应如后述的权利要求范围所列。The above-mentioned embodiments only illustrate the principles and effects of the present utility model, but are not intended to limit the present utility model. Any person skilled in the art can modify and change the above-mentioned embodiments without departing from the spirit and scope of the present invention. Therefore, the scope of protection of the rights of the present utility model should be listed in the scope of the following claims.
Claims (7)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2007201532896U CN201115000Y (en) | 2007-08-29 | 2007-08-29 | circuit board |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNU2007201532896U CN201115000Y (en) | 2007-08-29 | 2007-08-29 | circuit board |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201115000Y true CN201115000Y (en) | 2008-09-10 |
Family
ID=39966751
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNU2007201532896U Expired - Fee Related CN201115000Y (en) | 2007-08-29 | 2007-08-29 | circuit board |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201115000Y (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104168709A (en) * | 2014-08-13 | 2014-11-26 | 昆山元崧电子科技有限公司 | Circuit board convenient to segment stably |
| CN111093321A (en) * | 2020-01-07 | 2020-05-01 | 深圳市江霖电子科技有限公司 | PCB capable of flatly breaking waste edge |
-
2007
- 2007-08-29 CN CNU2007201532896U patent/CN201115000Y/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104168709A (en) * | 2014-08-13 | 2014-11-26 | 昆山元崧电子科技有限公司 | Circuit board convenient to segment stably |
| CN111093321A (en) * | 2020-01-07 | 2020-05-01 | 深圳市江霖电子科技有限公司 | PCB capable of flatly breaking waste edge |
| CN111093321B (en) * | 2020-01-07 | 2021-05-18 | 深圳市江霖电子科技有限公司 | PCB capable of flatly breaking waste edge |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102376681A (en) | Package substrate | |
| US9167686B2 (en) | 3D stacked package structure and method of manufacturing the same | |
| US8597978B2 (en) | Method for attaching wide bus memory and serial memory to a processor within a chip scale package footprint | |
| JP6344919B2 (en) | Printed circuit board and laminated semiconductor device | |
| CN101320396A (en) | Printed circuit board wiring processing method and system | |
| CN101398861B (en) | Layout detection method for electronic component welding area | |
| CN102231944A (en) | Solder joint stress reduction structure and printed circuit board comprising same | |
| TWI550791B (en) | Semiconductor package and its manufacturing method | |
| CN201115000Y (en) | circuit board | |
| CN104254190B (en) | How to make a circuit board | |
| US8102027B2 (en) | IC package sacrificial structures for crack propagation confinement | |
| EP3933910A1 (en) | Package substrate and forming method therefor, and package structure and forming method therefor | |
| US9101058B2 (en) | IC package and assembly | |
| US20250079282A1 (en) | Packages with notched, interdigitated, and retracted metal layers | |
| TWM328160U (en) | Printed circuit board | |
| US7595255B2 (en) | Method for manufacturing strip level substrate without warpage and method for manufacturing semiconductor package using the same | |
| CN105990261B (en) | Full layout structure of package substrate | |
| TW201409638A (en) | Semiconductor device and method of manufacturing same | |
| CN216721669U (en) | Printed circuit board and chip packaging structure | |
| CN100466212C (en) | Semiconductor package and fabrication method thereof | |
| CN103681366B (en) | Semiconductor package and its manufacturing method | |
| TWI418276B (en) | Method for making package substrate with wingless conductive bump | |
| CN215266278U (en) | Packaging structure of BGA chip | |
| TWI480986B (en) | Semiconductor package and method of forming same | |
| CN102208387B (en) | Circuit board for connecting ball grid array package components and method for forming pad structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080910 Termination date: 20150829 |
|
| EXPY | Termination of patent right or utility model |