CN1309094C - Hole resonance tunnel-through diode based on Si/SiGe - Google Patents
Hole resonance tunnel-through diode based on Si/SiGe Download PDFInfo
- Publication number
- CN1309094C CN1309094C CNB2004100062432A CN200410006243A CN1309094C CN 1309094 C CN1309094 C CN 1309094C CN B2004100062432 A CNB2004100062432 A CN B2004100062432A CN 200410006243 A CN200410006243 A CN 200410006243A CN 1309094 C CN1309094 C CN 1309094C
- Authority
- CN
- China
- Prior art keywords
- sige
- hole
- layer
- substrate
- sige layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Recrystallisation Techniques (AREA)
- Bipolar Transistors (AREA)
Abstract
本发明公开了属于新型半导体器件和纳米电子器件领域的一种基于Si/SiGe的空穴型共振隧穿二极管。采用应变SiGe层做空穴量子阱,用Si做空穴势垒,形成空穴的双势垒单量子阱结构。用高掺杂P型Si作衬底,在此衬底上采用化学气相淀积方法或分子束外延等方法依次淀积上未掺杂的SiGe层、Si层、SiGe层、Si层、SiGe层及重掺杂的P型Si形成的台面结构,并分别在衬底上和台面结构上形成的电极。实验证明在室温下对样品进行电流电压特性测试能够观察到明显的微分负阻现象。制作工艺与当前主流的Si半导体平面工艺相兼容,能够更有效的提高集成电路的集成度。
The invention discloses a hole type resonant tunneling diode based on Si/SiGe, which belongs to the field of novel semiconductor devices and nanometer electronic devices. A strained SiGe layer is used as a hole quantum well, and Si is used as a hole barrier to form a hole double barrier single quantum well structure. Highly doped P-type Si is used as the substrate, and the undoped SiGe layer, Si layer, SiGe layer, Si layer, and SiGe layer are sequentially deposited on the substrate by chemical vapor deposition or molecular beam epitaxy. And the mesa structure formed by heavily doped P-type Si, and the electrodes formed on the substrate and the mesa structure respectively. The experiment proves that the obvious differential negative resistance phenomenon can be observed by testing the current-voltage characteristics of the sample at room temperature. The manufacturing process is compatible with the current mainstream Si semiconductor planar process, and can more effectively improve the integration level of integrated circuits.
Description
技术领域technical field
本发明属于新型半导体器件和纳米电子器件领域,特别涉及一种基于Si/SiGe的空穴型共振隧穿二极管。The invention belongs to the field of novel semiconductor devices and nanometer electronic devices, in particular to a hole-type resonant tunneling diode based on Si/SiGe.
背景技术Background technique
随着硅基超大规模集成电路平面工艺技术的不断发展,微电子器件的特征尺寸不断缩小日益接近其物理极限。在该尺寸量级上,微电子器件的量子效应在载流子传输和器件工作上将占主导地位。这种特征尺寸为纳米量级且利用量子效应工作的半导体器件一般被称为纳米量子器件。例如:量子点器件,单电子器件,共振隧穿二极管等等。其中,共振隧穿二极管因其制作加工工艺较为成熟而且具有独特的微分负阻特性,更加受到众多研究者的青睐。将它用于高频振荡器、多值逻辑电路及存储器电路等电路设计中能够有效地减少电路中器件单元数目,并且能够减小芯片面积。所以,共振隧穿二极管被公认为是极富发展前景的纳米量子器件之一。With the continuous development of silicon-based VLSI planar process technology, the feature size of microelectronic devices is shrinking and approaching its physical limit. At this size scale, quantum effects in microelectronic devices will dominate carrier transport and device operation. Such semiconductor devices whose feature size is on the order of nanometers and which utilize quantum effects are generally called nanometer quantum devices. For example: quantum dot devices, single electron devices, resonant tunneling diodes, etc. Among them, the resonant tunneling diode is more favored by many researchers because of its relatively mature manufacturing process and unique differential negative resistance characteristics. Using it in the circuit design of high-frequency oscillators, multi-value logic circuits and memory circuits can effectively reduce the number of device units in the circuit and reduce the chip area. Therefore, resonant tunneling diodes are recognized as one of the most promising nanometer quantum devices.
美国专利US6229153公布了一种采用GaAs/AlGaAs/InGaAs材料制备共振隧穿二极管的方法。但是该种方法存在着造价高,与当前主流的Si半导体平面工艺不兼容等问题,使其应用受到极大的限制。US Patent No. 6,229,153 discloses a method for preparing a resonant tunneling diode using GaAs/AlGaAs/InGaAs materials. However, this method has problems such as high cost and incompatibility with the current mainstream Si semiconductor planar process, which greatly limits its application.
本发明提出一种基于Si/SiGe的空穴型共振隧穿二极管。它的制作工艺与当前主流的Si半导体平面工艺相兼容,能够更有效的提高集成电路的集成度。采用Si/SiGe材料制作空穴型共振隧穿二极管的原理如下:当在Si衬底上外延生长的SiGe应变层的厚度小于其临界厚度时,弛豫Si和应变SiGe之间的能带不连续主要出现在价带,导带近似连续。我们正是利用这种价带的不连续性构造空穴型共振隧穿二极管所需的双势垒单量子阱结构。The invention proposes a hole-type resonant tunneling diode based on Si/SiGe. Its manufacturing process is compatible with the current mainstream Si semiconductor planar process, and can more effectively improve the integration of integrated circuits. The principle of using Si/SiGe materials to make hole-type resonant tunneling diodes is as follows: When the thickness of the SiGe strained layer epitaxially grown on the Si substrate is less than its critical thickness, the energy band between the relaxed Si and the strained SiGe is discontinuous It mainly appears in the valence band, and the conduction band is approximately continuous. We use this discontinuity of the valence band to construct the double-barrier single quantum well structure required for the hole-type resonant tunneling diode.
发明内容Contents of the invention
本发明的目的是提出一种基于Si/SiGe的空穴型共振隧穿二极管。其特征在于采用应变SiGe层做空穴量子阱,未掺杂的Si做空穴势垒。其主要组成部分有:高掺杂P型Si衬底,在此衬底上采用化学气相淀积方法或分子束外延方法依次淀积上未掺杂的SiGe层、Si层、SiGe层、Si层、SiGe层及重掺杂的P型Si形成的台面结构,和分别在衬底上和台面结构上溅射金属形成的电极。本发明的有益效果是已有实验证明它达到了预期目的,在室温下能够观察到明显的微分负阻现象。制作工艺与当前主流的Si半导体平面工艺相兼容,能够更有效的提高集成电路的集成度。The object of the present invention is to propose a hole-type resonant tunneling diode based on Si/SiGe. It is characterized in that a strained SiGe layer is used as a hole quantum well, and undoped Si is used as a hole barrier. Its main components are: highly doped P-type Si substrate, on which undoped SiGe layer, Si layer, SiGe layer, Si layer are sequentially deposited by chemical vapor deposition method or molecular beam epitaxy method. , a SiGe layer and a mesa structure formed by heavily doped P-type Si, and electrodes formed by sputtering metal on the substrate and the mesa structure respectively. The beneficial effect of the present invention is that it has been proved by experiments that it achieves the expected purpose, and an obvious differential negative resistance phenomenon can be observed at room temperature. The manufacturing process is compatible with the current mainstream Si semiconductor planar process, and can more effectively improve the integration level of integrated circuits.
附图说明Description of drawings
图1a.为基于Si/SiGe的空穴型共振隧穿二极管结构示意图。Figure 1a is a schematic diagram of the structure of a hole-type resonant tunneling diode based on Si/SiGe.
图1b为图1a.对应能带图。Figure 1b is the energy band diagram corresponding to Figure 1a.
图2a.偏压为O下价带能级示意图。Figure 2a. Schematic diagram of the energy levels of the valence band under the bias voltage of O.
图2b偏压为Va下价带能级示意图。Figure 2b is a schematic diagram of the energy level of the valence band under Va.
图2C偏压为Vb下价带能级示意图。Figure 2C is a schematic diagram of the energy level of the valence band under Vb.
图2d.为基于Si/SiGe的空穴型共振隧穿二极管的电流电压关系曲线示意图。Fig. 2d is a schematic diagram of the current-voltage relationship curve of a hole-type resonant tunneling diode based on Si/SiGe.
图3为测试的基于Si/SiGe的空穴型共振隧穿二极管的电流电压关系曲线图。FIG. 3 is a graph showing the current-voltage relationship of the tested hole-type resonant tunneling diode based on Si/SiGe.
具体实施方式Detailed ways
图1a所示为基于Si/SiGe的空穴型共振隧穿二极管结构示意图。采用双势垒单量子阱结构,在重掺杂P型(掺杂浓度要求大于1E+19cm-3)Si衬底7上,采用化学气相淀积法依次生长以下各层:厚度为8nm-20nm的SiGe层1,其中Ge占体积比0.2-0.5%,作为第一spacer区;厚度为1nm-6nm的Si层2,做为第一势垒区;厚度为2nm-6nm的SiGe层3,其中Ge占体积比0.2-0.5%,做为量子阱区;厚度为2nm-6nm的Si层4,做为第二势垒区;厚度为8nm-20nm的SiGe层5,其中Ge占体积比0.2-0.5%,作为第二spacer区;厚度为1um-3um的重掺杂P型(掺杂浓度大于1E+19cm-3)Si层6做接触层,用以制作电极引线。Figure 1a shows a schematic diagram of the structure of a hole-type resonant tunneling diode based on Si/SiGe. Using a double-barrier single quantum well structure, on a heavily doped P-type (doping concentration required to be greater than 1E+19cm -3 )
图1a所示结构对应的能带图如图1b所示。当在Si衬底上外延生长的SiGe应变层的厚度小于其临界厚度时,弛豫Si和应变SiGe之间的能带不连续主要出现在价带,导带近似连续。而体Si禁带比应变SiGe的禁带宽,所以Si层做空穴势垒层2和4;应变SiGe层做空穴量子阱区3(如图1b所示)。因为做为量子阱区3的SiGe层很薄,接近电子的德布罗意波长的量级,阱中的空穴能级根据量子效应分裂成若干个分立能级。在图2a中给出了偏压为零时热平衡状态的情况。当偏压增加时,阳极一侧接近势垒的地方形成一个空穴积累区,在阴极一侧靠近势垒的地方形成耗尽区。只有很少的空穴能够隧穿通过双势垒。一旦偏压达到Va值时,使阳极一侧价带中被占据的能态与量子阱中E1空能态齐平,此时发生共振隧穿,如图1b、图2b所示。在这一点,许多的空穴能够隧穿通过左边势垒层2进入量子阱区3中,并接着隧穿通过右边势垒层4进入阴极一侧价带中未被占据的能态。当偏压进一步增加到Vb时,图2a中左边的价带边上升高过E1,能够隧穿过势垒的电子数剧减,如图2c所示。谷值电流主要是源于过剩载流子的电流组分,它随偏压的增加而增加。声子协助或杂质协助隧穿对这个电流亦有贡献。基于Si/SiGe的空穴型共振隧穿二极管电流电压关系曲线示意图如图2d所示。The energy band diagram corresponding to the structure shown in Figure 1a is shown in Figure 1b. When the thickness of the SiGe strained layer epitaxially grown on the Si substrate is less than its critical thickness, the energy band discontinuity between relaxed Si and strained SiGe mainly appears in the valence band, and the conduction band is approximately continuous. The band gap of bulk Si is higher than that of strained SiGe, so the Si layer is used as
该基于Si/SiGe的空穴型共振隧穿二极管制备过程为:The preparation process of the hole-type resonant tunneling diode based on Si/SiGe is as follows:
1.在已准备好的重掺杂P型衬底7上气相淀积各层薄膜;1. Vapor deposition of various layers of thin films on the prepared heavily doped P-
2.采用RIE干法刻蚀外延好的材料,得到台面结构;2. Etching the epitaxial material by RIE dry method to obtain the mesa structure;
3.用LPCVD生长一层SiO2作为绝缘层8;3. grow a layer of SiO 2 as
4.光刻后湿法腐蚀出电极接触孔;4. Electrode contact holes are etched out by wet etching after photolithography;
5.溅射铝膜,作为电极引线;5. Sputtering aluminum film as electrode lead;
6.光刻、腐蚀出衬底电极9和台面电极10,并合金化。6. Photolithography, etching out the
如果我们在台面电极10和衬底电极9之间加上电压,测试流过该单元的电流,我们就可以得到该单元的电流电压关系曲线。本基于Si/SiGe的空穴型共振隧穿二极管样品电流电压关系曲线如图3所示,其曲线形状与图2d所示电流电压关系曲线相似。If we apply a voltage between the
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100062432A CN1309094C (en) | 2004-03-17 | 2004-03-17 | Hole resonance tunnel-through diode based on Si/SiGe |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100062432A CN1309094C (en) | 2004-03-17 | 2004-03-17 | Hole resonance tunnel-through diode based on Si/SiGe |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1564325A CN1564325A (en) | 2005-01-12 |
| CN1309094C true CN1309094C (en) | 2007-04-04 |
Family
ID=34477645
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100062432A Expired - Fee Related CN1309094C (en) | 2004-03-17 | 2004-03-17 | Hole resonance tunnel-through diode based on Si/SiGe |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1309094C (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100449713C (en) * | 2006-12-14 | 2009-01-07 | 上海交通大学 | Tunneling diode preparation method of quantum logic device |
| CN101872723B (en) * | 2010-05-24 | 2014-10-08 | 无锡汉咏微电子股份有限公司 | Germanium tunnelling diode and preparation method thereof |
| US10249745B2 (en) * | 2016-08-08 | 2019-04-02 | Atomera Incorporated | Method for making a semiconductor device including a resonant tunneling diode structure having a superlattice |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4857972A (en) * | 1986-09-27 | 1989-08-15 | Licentia Patent-Verwaltungs-Gmbh | Impatt diode |
| CN1161575A (en) * | 1996-04-02 | 1997-10-08 | 电子科技大学 | Ge-Si heterojunction diode with low forward voltage drop and high velocity |
| US6229153B1 (en) * | 1996-06-21 | 2001-05-08 | Wisconsin Alumni Research Corporation | High peak current density resonant tunneling diode |
-
2004
- 2004-03-17 CN CNB2004100062432A patent/CN1309094C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4857972A (en) * | 1986-09-27 | 1989-08-15 | Licentia Patent-Verwaltungs-Gmbh | Impatt diode |
| CN1161575A (en) * | 1996-04-02 | 1997-10-08 | 电子科技大学 | Ge-Si heterojunction diode with low forward voltage drop and high velocity |
| US6229153B1 (en) * | 1996-06-21 | 2001-05-08 | Wisconsin Alumni Research Corporation | High peak current density resonant tunneling diode |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1564325A (en) | 2005-01-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8664636B2 (en) | Nanostructured device | |
| US4704622A (en) | Negative transconductance device | |
| US10943998B2 (en) | Digital alloy based back barrier for P-channel nitride transistors | |
| US6528370B2 (en) | Semiconductor device and method of manufacturing the same | |
| Chiquito et al. | Capacitance-voltage profile in a structure with negative differential capacitance caused by the presence of InAs/GaAs self-assembled quantum dots | |
| CN103985747A (en) | GaAs/AlGaAs semiconductor heterojunction structural body and manufacturing method thereof | |
| EP0322718B1 (en) | Resonant tunneling device | |
| De Stefano et al. | Multilayer MoS 2 Schottky Barrier Field Effect Transistor | |
| CN1309094C (en) | Hole resonance tunnel-through diode based on Si/SiGe | |
| JPH02266514A (en) | Semiconductor device in hetero structure and its manufacture | |
| JP5453406B2 (en) | Nanostructured MOS capacitor | |
| Pfund et al. | Fabrication of semiconductor nanowires for electronic transport measurements | |
| CN1352807A (en) | Indium phosphide Schottky device with low turn-on voltage and method of manufacturing the same | |
| JP2001156301A (en) | Resonance tunneling equipment | |
| CN118507618A (en) | Deep ultraviolet LED chip with n-type low-resistance ohmic contact structure | |
| CN105845743A (en) | Resonant tunneling diode based on InGaAs/AlAs material | |
| CN115376919A (en) | An enhanced GaN power device and its manufacturing method | |
| CN117238738B (en) | Vertical structure vacuum channel transistor based on wide bandgap material and preparation method thereof | |
| RU190887U1 (en) | SOLAR ELEMENT BASED ON PLATE NANOCRYSTALS (AL, GA) AS WITH TRANSVERSE HETERO-TRANSMISSIONS | |
| Perla et al. | Te-doped selective-area grown InAs nanowires for superconducting hybrid devices | |
| JP4243749B2 (en) | Resonant tunnel semiconductor device | |
| JP2513118B2 (en) | Tunnel transistor and manufacturing method thereof | |
| WO2022268467A1 (en) | Negative differential resistance tunnel diode and manufacturing method | |
| Wensorra et al. | Gate-controlled quantum collimation in nanocolumn resonant tunnelling transistors | |
| CN118042917A (en) | A topological superconductor structure with one-dimensional edge electrical contact packaging |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070404 Termination date: 20140317 |