CN112882989B - Protocol processing system and protocol data processing method - Google Patents
Protocol processing system and protocol data processing method Download PDFInfo
- Publication number
- CN112882989B CN112882989B CN202110169836.4A CN202110169836A CN112882989B CN 112882989 B CN112882989 B CN 112882989B CN 202110169836 A CN202110169836 A CN 202110169836A CN 112882989 B CN112882989 B CN 112882989B
- Authority
- CN
- China
- Prior art keywords
- processing
- protocol
- data
- preset
- format
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Communication Control (AREA)
Abstract
The application provides a protocol processing system and a protocol data processing method, and relates to the technical field of protocol processing. The system comprises: the processing units are sequentially connected in a communication mode, and two adjacent processing units are connected in a communication mode through a preset hardware data path; the processing units are sequentially provided with a plurality of processing modules of a preset network protocol so as to sequentially process protocol data of the preset network protocol and obtain target data corresponding to the protocol data. The efficiency of chip design can be improved through this application.
Description
Technical Field
The present invention relates to the field of protocol processing technologies, and in particular, to a protocol processing system and a protocol data processing method.
Background
Most of the existing network protocols are multi-standard protocols, and multi-step cooperation is needed to complete the protocol functions, and even a single standard protocol is needed to complete the protocol functions in multiple steps.
When a chip is designed aiming at a network protocol, a single-module design is often adopted, all functions of the network protocol are finished on one chip, the chip design mode leads to a complex verification stage of the chip, the problem of chip design is difficult to find, the efficiency of chip design is reduced, and the risk of chip design failure is increased.
Disclosure of Invention
The present invention aims to overcome the above-mentioned drawbacks of the prior art, and to provide a protocol processing system and a protocol data processing method, so as to improve the efficiency of chip design.
In order to achieve the above purpose, the technical solution adopted in the embodiment of the present application is as follows:
in a first aspect, an embodiment of the present application provides a protocol processing system, including: the processing units are sequentially connected in a communication mode, and two adjacent processing units are connected in a communication mode through a preset hardware data path;
and a plurality of processing modules of a preset network protocol are sequentially configured in the processing units so as to sequentially process protocol data of the preset network protocol and obtain target data corresponding to the protocol data.
Optionally, the hardware data path is: PCIe interface, universal serial bus interface, or network interface.
Optionally, each processing unit is: a processing core, a processing chip, a processing terminal, or a processing server.
Optionally, if each processing unit is a processing chip, each processing chip is: a field programmable gate array chip, an application specific integrated circuit chip, or a reconfigurable chip.
In a second aspect, an embodiment of the present application further provides a protocol data processing method, which is applied to each processing unit in any one of the foregoing protocol processing systems, where the method includes:
processing the input protocol data to be processed by the plurality of processing units in sequence based on the processing modules in the corresponding pre-configured processing units;
outputting the target data processed by the last processing unit in the plurality of processing units.
Optionally, the processing, by the multiple processing units in turn, based on the processing modules in the corresponding pre-configured processing units, the input protocol data to be processed includes:
processing the protocol data and a preset default command word based on a pre-defined data format and command format of a first processing unit in the plurality of processing units to obtain data in a target data output format corresponding to the first processing unit and command words in a target command output format, and outputting the data and command words to a second processing unit until the last processing unit finishes processing;
the protocol data is in an input data format defined by the data format, and the target data output format is in an output data format defined by the data format;
the default command word is a null command word, the format of the default command word is an input command format defined by the command format, and the target command output format is an output command format defined by the command format.
Optionally, the number of processing units in the protocol processing system is: and determining and obtaining the network protocol based on preset processing unit quantity limiting conditions and preset processing module dividing rules of the preset network protocol in advance.
Optionally, the preset network protocol is a plurality of network protocols, and the processing module in each processing unit is: the processing modules of at least one network protocol in the plurality of network protocols are respectively: processing modules of different network protocols.
Optionally, the preset network protocol is a network protocol, and the processing module in each processing unit is: the processing modules of at least one functional point in the network protocol are respectively as follows: processing modules of different functional points.
Optionally, the preset network protocol is: the internet protocol security encryption protocol comprises a plurality of processing modules which are sequentially configured in the plurality of processing units, wherein the plurality of processing modules are sequentially as follows: the system comprises a validity checking module, an adding field module, an encrypting module and an integrity checking module.
The beneficial effects of this application are:
the protocol processing system and the protocol data processing method comprise a plurality of processing units which are sequentially connected in a communication mode, wherein two adjacent processing units are in communication connection through a preset hardware data path, and a plurality of processing modules of a preset network protocol are sequentially configured in the plurality of processing units so as to sequentially process protocol data of the preset network protocol and obtain target data corresponding to the protocol data. According to the scheme, the input protocol data to be processed is processed through the plurality of processing units, and the processed target data is output through the last processing unit in the plurality of processing units, so that the labor division cooperation of the plurality of processing units is realized, the structure of each processing unit is simple, verification is convenient, and the efficiency of chip design is improved.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings that are needed in the embodiments will be briefly described below, it being understood that the following drawings only illustrate some embodiments of the present invention and therefore should not be considered as limiting the scope, and other related drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
Fig. 1 is a schematic structural diagram of a first protocol processing system according to an embodiment of the present application;
fig. 2 is a flow chart of a first protocol data processing method according to an embodiment of the present application;
fig. 3 is a flow chart of a second protocol data processing method according to an embodiment of the present application;
fig. 4 is a schematic structural diagram of a second protocol processing system according to an embodiment of the present application;
fig. 5 is a schematic diagram of IPSec protocol data processing according to an embodiment of the present application.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the embodiments of the present invention more apparent, the technical solutions of the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention, and it is apparent that the described embodiments are some embodiments of the present invention, but not all embodiments of the present invention.
Thus, the following detailed description of the embodiments of the present application, as provided in the accompanying drawings, is not intended to limit the scope of the application, as claimed, but is merely representative of selected embodiments of the application. All other embodiments, which can be made by one of ordinary skill in the art based on the embodiments herein without making any inventive effort, are intended to be within the scope of the present application.
In the description of the present application, it should be noted that, if the terms "upper", "lower", and the like indicate an azimuth or a positional relationship based on the azimuth or the positional relationship shown in the drawings, or an azimuth or the positional relationship that is commonly put when the product of the application is used, it is merely for convenience of description and simplification of the description, and does not indicate or imply that the apparatus or element to be referred to must have a specific azimuth, be configured and operated in a specific azimuth, and therefore should not be construed as limiting the present application.
Furthermore, the terms first, second and the like in the description and in the claims and in the above-described figures, are used for distinguishing between similar objects and not necessarily for describing a particular sequential or chronological order. It is to be understood that the data so used may be interchanged where appropriate such that the embodiments of the invention described herein may be implemented in sequences other than those illustrated or otherwise described herein. Furthermore, the terms "comprises," "comprising," and "having," and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, system, article, or apparatus that comprises a list of steps or elements is not necessarily limited to those steps or elements expressly listed but may include other steps or elements not expressly listed or inherent to such process, method, article, or apparatus.
It should be noted that, without conflict, features in embodiments of the present application may be combined with each other.
Fig. 1 is a schematic structural diagram of a first protocol processing system according to an embodiment of the present application; as shown in fig. 1, the system includes: the processing units 10 are sequentially connected in a communication mode, and two adjacent processing units 10 are connected in a communication mode through a preset hardware data path.
The processing units 10 are sequentially configured with a plurality of processing modules 11 of a preset network protocol, so as to sequentially process protocol data of the preset network protocol, and obtain target data corresponding to the protocol data.
Specifically, the processing units 10 are hardware data processing units, and are integrated circuits, microprocessors or field programmable gate arrays having data processing functions, and each processing unit 10 has different data processing functions, and a hardware data path is a data transmission interface connecting two processing units 10, so that data is transmitted between the two processing units 10, and is used for sequentially transmitting the data to a plurality of processing units 10 connected in sequence to process the data. The processing unit 10 is configured with a processing module 11, the processing module 11 is a software data processing module, and can process protocol data based on a preset network protocol to realize a data processing function of the processing unit 10, and convert the protocol data input into the processing unit 10 into target data for output.
In an alternative real-time approach, the hardware datapath is: PCIe interface, universal serial bus interface, or network interface.
Specifically, the PCIe (Peripheral Component Interconnect Express) interface is a high-speed serial computer expansion bus standard, and is a serial bus interface, that is, the serial bus interface between the two processing units 10 performs protocol data transmission, which has the advantage of fast data transmission rate.
The PCIe interface processes the protocol data by adopting a layered structure, the PCIe interface comprises a transaction layer, a data link layer and a physical layer, when the protocol data is processed by a processing module 11 in a processing unit 10 to output target data, a data layer packet is formed in the transaction layer before the target data is transmitted to the next processing unit 10 through the PCIe interface, and the data layer packet is stored in a sending buffer to wait for pushing the lower layer; the data link layer is connected with some additional information in series on the data layer packet, and the additional information is used for carrying out error checking on the data layer packet to form the data link layer packet; in the physical layer, the data link layer packet is encoded and sent to the next processing unit 10, the next processing unit 10 unpacks the data link layer packet through the physical layer to obtain the data link layer packet, unpacks the data link layer packet to obtain the data layer packet, and then extracts the target data through the transaction layer.
The universal serial bus interface (Universal Serial Bus, USB) performs data transmission in units of data packets, the data transmission includes three phases, a first phase sending a token packet defining a type of data transmission and an address of a next processing unit 10, a second phase sending a data packet responsible for transporting and transmitting target data in the data packet, and a third phase sending a handshake data packet, the handshake phase sending a feedback signal to the processing unit 10 informing the processing unit 10 that the target data has been correctly received by the next processing unit 10.
The network interface connects the two processing units 10 by using a network cable, and performs data transmission according to the type of the network interface. By way of example, conventional network interfaces include an RJ-450 interface, an RJ-11 interface, an FDDI interface, a Console interface, and the like.
The hardware data path may adopt other data transmission interfaces besides the PICe interface, the universal serial bus interface or the network interface, and the selection of the hardware data path may be determined by combining with various functional indexes of the actual hardware environment, such as the type of support of the hardware to the interface, the transmission rate, the hardware cost and the like, which is not limited in this application.
In an alternative embodiment, each processing unit is a processing core, a processing chip, a processing terminal, or a processing server.
Specifically, if each processing unit is a processing core, the protocol processing system includes a plurality of processing cores that are sequentially connected in a communication manner, two adjacent processing cores are connected in a communication manner by adopting a preset hardware data path, and each processing core is integrated with a plurality of processing modules of a preset network protocol.
If each processing unit is a processing chip, the protocol processing system comprises a plurality of processing chips which are sequentially connected in a communication way, two adjacent processing chips are connected in a communication way by adopting a preset hardware data path, and each processing chip is integrated with a plurality of processing modules of a preset network protocol.
If each processing unit is a processing terminal, the protocol processing system comprises a plurality of processing terminals which are sequentially connected in a communication mode, two adjacent processing terminals are connected in a communication mode through a preset hardware data path, and a plurality of processing modules of a preset network protocol are integrated on each processing terminal.
If each processing unit is a processing server, the protocol processing system comprises a plurality of processing servers which are sequentially connected in a communication mode, two adjacent processing servers are connected in a communication mode through a preset hardware data path, and a plurality of processing modules of a preset network protocol are integrated on each processing server.
In an alternative embodiment, if each processing unit is a processing chip, then each processing chip is: a field programmable gate array chip, an application specific integrated circuit chip, or a reconfigurable chip.
Specifically, a Field programmable gate array (Field-Programmable Gate Array, FPGA) chip is a programmable device, and can change and configure a connection structure and logic inside the device through a software tool to implement the functions of the embodiments of the present application, implement the processing of protocol data of a preset network protocol, and obtain target data corresponding to the protocol data.
The application specific integrated circuit (Application Specific Integrated Circuit, ASIC) chip is a specially designed integrated circuit chip for realizing the functions of the embodiments of the application to realize the processing of the protocol data of the preset network protocol and obtain the target data corresponding to the protocol data, and has the advantages of smaller volume, lower power consumption, improved reliability, improved performance, enhanced confidentiality, reduced cost and the like compared with the general integrated circuit chip.
The reconfigurable chip has the characteristic of software and hardware double programming, and the hardware architecture and functions are dynamically changed in real time along with the change of the software so as to realize the functions of the embodiment of the application, realize the processing of protocol data of a preset network protocol and obtain target data corresponding to the protocol data.
Each processing unit may perform chip selection according to application flexibility, application range, design cost, and power consumption ratio, which is not limited in this application.
The protocol processing system provided by the embodiment of the application comprises a plurality of processing units which are sequentially connected in a communication mode, wherein two adjacent processing units are in communication connection through a preset hardware data path, and a plurality of processing modules of a preset network protocol are sequentially configured in the plurality of processing units so as to sequentially process protocol data of the preset network protocol and obtain target data corresponding to the protocol data. According to the system provided by the embodiment of the application, the input protocol data to be processed is processed through the plurality of processing units, and the processed target data is output through the last processing unit in the plurality of processing units, so that the labor division cooperation of the plurality of processing units is realized, the structure of each processing unit is simple, verification is convenient, and the efficiency of chip design is improved.
On the basis of any one of the foregoing embodiments, the embodiment of the present application further provides a protocol data processing method, which is applied to each processing unit in the protocol processing system in any one of the foregoing embodiments, and fig. 2 is a schematic flow chart of a first protocol data processing method provided in the embodiment of the present application, as shown in fig. 2, where the method includes:
s100: and processing the input protocol data to be processed by the plurality of processing units in turn based on the processing modules in the corresponding pre-configured processing units.
Specifically, each processing unit 10 is preconfigured with a processing module 11, which is configured to process the protocol data to be processed, and each processing module 11 performs different processing on the protocol data to be processed, and the function of the corresponding processing module 11 of each processing unit 10 may be preconfigured according to a preset network protocol. The processing module 11 processes the protocol data to be processed, converts the protocol data to be processed into the protocol data in the preset format, and outputs the protocol data to the next processing unit 10.
S200: outputting the target data processed by the last processing unit in the plurality of processing units.
Specifically, the processing module 11 of each processing unit 10 converts the protocol data to be processed into the protocol data in the preset format and sends the protocol data to the next processing unit 10 until the processing module of the last processing unit 10 processes the protocol data in the preset format sent by the last processing unit 10 into the target data in the preset format for outputting.
According to the protocol data processing method, the plurality of processing units process the input protocol data to be processed based on the processing modules in the corresponding pre-configured processing units in sequence, and the target data processed by the last processing unit in the plurality of processing units is output. According to the method provided by the embodiment of the application, the input protocol data to be processed is processed through the plurality of processing units, and the processed target data is output through the last processing unit in the plurality of processing units, so that the labor division cooperation of the plurality of processing units is realized, the structure of each processing unit is simple, verification is convenient, and the efficiency of chip design is improved.
On the basis of the foregoing embodiments, the embodiment of the present application further provides a protocol data processing method, and fig. 3 is a schematic flow chart of a second protocol data processing method provided in the embodiment of the present application, as shown in fig. 2, where the step S100 includes:
s101: and processing the protocol data and the preset default command word based on the data format and the command format of the first processing unit which are predefined by adopting a pre-configured processing module in the first processing unit in the plurality of processing units to obtain data in a target data output format and command words in a target command output format corresponding to the first processing unit, and outputting the data and the command words to the second processing unit until the last processing unit finishes processing.
The protocol data format is an input data format defined by a data format, the target data output format is an output data format defined by a data format, the default command word is a null command word, the default command word is an input command format defined by a command format, and the target command output format is an output command format defined by a command format.
Specifically, based on a preset network protocol, the data format and the command format of each processing unit 10 are predefined, protocol data and null command words are input to the first processing unit 10 through the 0 th hardware data path, the data in the target data output format and the command words in the target command output format corresponding to the first processing unit 10 are obtained through the processing of the first processing module 11, the command words in the target command output format are used for describing the data in the target data output format obtained through the processing of the protocol data according to the processing module 11, and the data in the target data output format and the command words in the target command output format are output to the second processing unit 10 through the 1 st hardware data path to be processed until the last processing unit 10 is processed.
The definition of the data format and the command word format can follow the principles of validity, time efficiency and space efficiency, wherein the validity principles refer to that the command of the target command output format accurately and comprehensively describes the information of the data of the target data output format; time efficiency means that the processing unit needs to ensure the analysis of the next processing unit on the data in the target data output format obtained by processing the protocol data, so that the data analysis speed is improved; space efficiency means that the data of the target data output format and the command words of the target command output format occupy small data space and do not cause the burden of the processing unit.
The step S200 includes:
s201: outputting the data in the target data output format and the command word in the target command output format processed by the last processing unit in the plurality of processing units.
Specifically, after the last processing unit 10 processes, the data in the target data output format and the command word in the target command output format corresponding to the last processing unit are output through the nth hardware data path.
According to the protocol data processing method, the pre-configured processing module in the first processing unit of the plurality of processing units is adopted, based on the pre-defined data format and command format of the first processing unit, the protocol data and the pre-defined default command word are processed, the data in the target data output format corresponding to the first processing unit and the command word in the target command output format are obtained, and are output to the second processing unit until the last processing unit is processed, and the data in the target data output format and the command word in the target command output format processed by the last processing unit are output. According to the method provided by the embodiment of the application, the data can be described through the command, so that the analysis speed of the processing unit on the protocol data is improved, and the data processing efficiency is improved.
In an alternative embodiment, the number of processing units 10 in the protocol processing system is: the method comprises the steps of determining and obtaining the network protocol based on preset processing unit quantity limiting conditions and preset processing module dividing rules of the preset network protocol in advance.
Specifically, to ensure the efficiency of the protocol processing system for the protocol processing, the processing logic between the processing units is ensured, and at the same time, the design cost of the protocol processing system is ensured, and the number of the processing units 10 in the protocol processing system cannot be set at will. The preset processing unit quantity limiting conditions comprise a design cost limiting condition of a protocol processing system and a design volume limiting condition of the protocol processing system, the preset processing module dividing rule of the preset network protocol is to divide the preset network protocol according to the protocol function of the preset network protocol, the divided protocol function is realized on the preset processing modules, each processing module corresponds to one processing unit, and high cohesion and low coupling are ensured among the preset processing modules.
The method comprises the steps of determining the number range of processing units in advance based on preset processing unit number limiting conditions, and dividing protocol functions of a preset network protocol according to the number range of the processing units to determine the number of the processing units.
In one possible implementation, the preset network protocol is a plurality of network protocols, and the processing module in each processing unit is: the processing module of at least one network protocol in the plurality of network protocols, the processing modules in different processing units are respectively: processing modules of different network protocols.
Specifically, if the preset network protocol includes a plurality of network protocols, splitting the plurality of network protocols according to a data processing logic sequence of the plurality of network protocols according to a processing unit number range determined in advance based on a preset processing unit number limiting condition, wherein the splitting principle of the plurality of network protocols is high cohesion and low coupling, namely, the network protocols with high cohesion and low coupling are split into a whole and are integrated on one processing module, so that at least one network protocol is configured on each processing module, the network protocols configured on different processing modules are different, the plurality of processing modules are ordered according to the data processing logic sequence of the plurality of network protocols, and a protocol processing system is obtained through hardware data path connection.
Through splitting a plurality of network protocols, the functions of different network protocols are realized on a plurality of processing units, so that the functions to be realized by each processing unit are simple, the hardware is convenient to realize, the functions of each processing unit are cohesive, the logic is clear, and the test and verification of the processing units are convenient.
In another possible implementation manner, the preset network protocol is a network protocol, and the processing module in each processing unit is: the processing modules of at least one functional point in a network protocol, and the processing modules in different processing units are respectively: processing modules of different functional points.
Specifically, if the preset network protocol is a network protocol, splitting functional points of the network protocol according to a data processing logic sequence of the network protocol according to a processing unit number range determined based on a preset processing unit number limiting condition, splitting the functional points of the network protocol into a whole according to a high cohesive force and low coupling principle, integrating the functional points with high cohesive force and low coupling into one processing module, configuring at least one functional point on each processing module, sequencing the processing modules according to the data processing logic sequence of the network protocol, and connecting the processing modules through a hardware data path to obtain the protocol processing system.
Different functions of one network protocol are realized on a plurality of processing units through splitting a plurality of functional points of one network protocol, so that the functions to be realized by each processing unit are simple, the hardware is convenient to realize, the functions of each processing unit are cohesive, the logic is clear, and the test and verification of the processing unit are convenient.
On the basis of any one of the above embodiments, an embodiment of the present application further provides a protocol data processing method, where a preset network protocol is: the internet protocol security encryption protocol comprises a plurality of processing modules which are sequentially configured in a plurality of processing units, wherein the processing modules are as follows: the system comprises a validity checking module, an adding field module, an encrypting module and an integrity checking module.
Specifically, the preset network protocol is: and splitting an internet protocol Security (IPSec) according to the functional points of the internet protocol Security encryption protocol to obtain a validity check function, an added field function, an encryption function and an integrity check function, and sequentially configuring the validity check function, the added field function, the encryption function and the integrity check function in a plurality of processing modules of a plurality of processing units to obtain a validity check module, an added field module, an encryption module and an integrity check module.
On the basis of the foregoing embodiments, an application example of a protocol processing system is provided in the embodiments of the present application, fig. 4 is a schematic structural diagram of a second protocol processing system provided in the embodiments of the present application, as shown in fig. 4, each processing unit is a processing chip, a hardware data path adopts a PCIe interface, a plurality of processing chips adopt PCIe interfaces to be sequentially connected in a communication mode, and a plurality of processing modules of an internet protocol security encryption protocol are sequentially configured in the plurality of processing chips: the validity checking module 11-1, the field adding module 11-2, the encryption module 11-3 and the integrity checking module 11-4 are used for sequentially realizing the processing of the protocol data of the internet protocol security encryption protocol to obtain target data corresponding to the protocol data.
According to the protocol data processing method based on the protocol processing system, a plurality of processing units process input protocol data to be processed based on a validity check module 11-1, an added field module 11-2, an encryption module 11-3 and an integrity check module 11-4 in the corresponding pre-configured processing units in sequence, and target data processed by the last processing unit in the plurality of processing units is processed.
Specifically, fig. 5 is a schematic diagram of IPSec protocol data processing provided in this embodiment of the present application, as shown in fig. 5, for an internet protocol security encryption protocol, input protocol data to be processed is an IP data packet, the IP data packet is input to a validity checking module 11-1, validity of a packet header hdr and a payload in the IP data packet is checked, if the verification is passed, the IP data packet is sent to an adding field module 11-2 through a PCIe interface, the adding field module 11-2 is used for adding an ESP (Encapsulating Security Payload, a packet header field ESP-hdr of a packet for security encapsulation protocol) to data in the IP data packet and encapsulating, and a reserved field is added during encapsulation, the encapsulated IP data packet is sent to an encryption module 11-3 through a PCIe interface, used for encrypting the payload in the IP data packet, and sending the encrypted IP data packet to an integrity checking module 11-4 through a PCIe interface, integrity checking the content in the encrypted IP data packet is performed, and after the integrity checking is performed, the data packet is added to an ac and the reserved field for outputting hmec data packet.
The above modules may be one or more integrated circuits configured to implement the above methods, for example: one or more application specific integrated circuits (Application Specific Integrated Circuit, abbreviated as ASIC), or one or more microprocessors (digital singnal processor, abbreviated as DSP), or one or more field programmable gate arrays (Field Programmable Gate Array, abbreviated as FPGA), or the like. For another example, when a module above is implemented in the form of a processing element scheduler code, the processing element may be a general-purpose processor, such as a central processing unit (Central Processing Unit, CPU) or other processor that may invoke the program code. For another example, the modules may be integrated together and implemented in the form of a system-on-a-chip (SOC).
In the several embodiments provided by the present invention, it should be understood that the disclosed apparatus and method may be implemented in other manners. For example, the apparatus embodiments described above are merely illustrative, e.g., the division of the units is merely a logical function division, and there may be additional divisions when actually implemented, e.g., multiple units or components may be combined or integrated into another system, or some features may be omitted or not performed. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be an indirect coupling or communication connection via some interfaces, devices or units, which may be in electrical, mechanical or other form.
The units described as separate units may or may not be physically separate, and units shown as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
In addition, each functional unit in the embodiments of the present invention may be integrated in one processing unit, or each unit may exist alone physically, or two or more units may be integrated in one unit. The integrated units may be implemented in hardware or in hardware plus software functional units.
The integrated units implemented in the form of software functional units described above may be stored in a computer readable storage medium. The software functional unit is stored in a storage medium, and includes several instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) or a processor (english: processor) to perform some of the steps of the methods according to the embodiments of the invention. And the aforementioned storage medium includes: u disk, mobile hard disk, read-Only Memory (ROM), random access Memory (Random Access Memory, RAM), magnetic disk or optical disk, etc.
The foregoing is merely illustrative of embodiments of the present invention, and the present invention is not limited thereto, and any changes or substitutions can be easily made by those skilled in the art within the technical scope of the present invention, and the present invention is intended to be covered by the present invention. Therefore, the protection scope of the invention is subject to the protection scope of the claims.
Claims (3)
1. A protocol processing system, comprising: the processing units are sequentially connected in a communication mode, and two adjacent processing units are connected in a communication mode through a preset hardware data path;
a plurality of processing modules of a preset network protocol are sequentially configured in the plurality of processing units to sequentially realize the processing of protocol data of the preset network protocol, so as to obtain target data corresponding to the protocol data, and the processing unit comprises: the processing module pre-configured in a first processing unit of the plurality of processing units is used for processing the protocol data and a preset default command word based on a pre-defined data format and command format of the first processing unit so as to obtain data in a target data output format corresponding to the first processing unit and a command word in a target command output format, and outputting the data and the command word to a second processing unit until the last processing unit finishes processing;
the protocol data is in an input data format defined by the data format, and the target data output format is in an output data format defined by the data format;
the default command word is a null command word, the format of the default command word is an input command format defined by the command format, and the target command output format is an output command format defined by the command format;
wherein, the hardware data path is: PCIe interface, universal serial bus interface, or network interface;
wherein each processing unit is: a processing core, a processing chip, a processing terminal, or a processing server;
if each processing unit is a processing chip, each processing chip is: a field programmable gate array chip, an application specific integrated circuit chip, or a reconfigurable chip;
the preset network protocol is a network protocol, and the processing module in each processing unit is: the processing modules of at least one functional point in the network protocol are respectively as follows: processing modules of different functional points;
the number of the processing units in the protocol processing system is as follows: the method comprises the steps of determining a preset processing unit quantity limiting condition and a preset processing module dividing rule of a preset network protocol in advance; the preset processing unit number limiting conditions comprise a design cost limiting condition of the protocol processing system and a design volume limiting condition of the protocol processing system, a preset processing module dividing rule of a preset network protocol is to divide the preset network protocol according to a protocol function of the preset network protocol, the divided protocol function is realized on the preset processing modules, each processing module corresponds to one processing unit, and high cohesion and low coupling are ensured among the preset processing modules.
2. A method of processing protocol data, applied to each processing unit in the protocol processing system of claim 1, the method comprising:
processing the input protocol data to be processed by the plurality of processing units in sequence based on the processing modules in the corresponding pre-configured processing units;
outputting target data processed by the last processing unit in the plurality of processing units;
the processing, by the multiple processing units in turn, based on the processing modules in the corresponding pre-configured processing units, the input protocol data to be processed includes:
processing the protocol data and a preset default command word based on a pre-defined data format and command format of a first processing unit in the plurality of processing units to obtain data in a target data output format corresponding to the first processing unit and command words in a target command output format, and outputting the data and command words to a second processing unit until the last processing unit finishes processing;
the protocol data is in an input data format defined by the data format, and the target data output format is in an output data format defined by the data format;
the default command word is a null command word, the format of the default command word is an input command format defined by the command format, and the target command output format is an output command format defined by the command format;
the preset network protocol is a network protocol, and the processing module in each processing unit is: the processing modules of at least one functional point in the network protocol are respectively as follows: processing modules of different functional points;
the number of the processing units in the protocol processing system is as follows: the method comprises the steps of determining a preset processing unit quantity limiting condition and a preset processing module dividing rule of a preset network protocol in advance; the preset processing unit number limiting conditions comprise a design cost limiting condition of the protocol processing system and a design volume limiting condition of the protocol processing system, a preset processing module dividing rule of a preset network protocol is to divide the preset network protocol according to a protocol function of the preset network protocol, the divided protocol function is realized on the preset processing modules, each processing module corresponds to one processing unit, and high cohesion and low coupling are ensured among the preset processing modules.
3. The method of claim 2, wherein the predetermined network protocol is: the internet protocol security encryption protocol comprises a plurality of processing modules which are sequentially configured in the plurality of processing units, wherein the plurality of processing modules are sequentially as follows: the system comprises a validity checking module, an adding field module, an encrypting module and an integrity checking module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110169836.4A CN112882989B (en) | 2021-02-04 | 2021-02-04 | Protocol processing system and protocol data processing method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110169836.4A CN112882989B (en) | 2021-02-04 | 2021-02-04 | Protocol processing system and protocol data processing method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112882989A CN112882989A (en) | 2021-06-01 |
| CN112882989B true CN112882989B (en) | 2024-04-02 |
Family
ID=76056058
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110169836.4A Active CN112882989B (en) | 2021-02-04 | 2021-02-04 | Protocol processing system and protocol data processing method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112882989B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113360448B (en) * | 2021-06-04 | 2023-04-07 | 展讯通信（上海）有限公司 | Data packet processing method and device |
| CN114816889B (en) * | 2022-06-06 | 2025-09-30 | 武汉未来幻影科技有限公司 | Serial port protocol testing method, device and processing equipment |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20060021605A (en) * | 2004-09-03 | 2006-03-08 | 주식회사 대우일렉트로닉스 | System and method for bridging protocols in multihomed networks |
| CN1910571A (en) * | 2003-07-25 | 2007-02-07 | 国际商业机器公司 | A single chip protocol converter |
| US7349407B1 (en) * | 1999-09-30 | 2008-03-25 | Fujitsu Limited | Protocol conversion apparatus, communication apparatus, communication program storage medium, and communication system |
| KR20080051046A (en) * | 2006-12-04 | 2008-06-10 | 한국전자통신연구원 | Hardware device and method for network protocol packet transmission |
| KR100839941B1 (en) * | 2007-01-08 | 2008-06-20 | 성균관대학교산학협력단 | Abnormal ISP traffic control system using IP setting information and session information and control method thereof |
| CN106533671A (en) * | 2016-11-29 | 2017-03-22 | 美的智慧家居科技有限公司 | Information interactive method and system and apparatus thereof |
| CN106610789A (en) * | 2015-10-26 | 2017-05-03 | 华为技术有限公司 | Data processing method, device and system |
| CN107251517A (en) * | 2015-03-13 | 2017-10-13 | 华为技术有限公司 | The method and device of access net system, processing data bag |
| CN111083161A (en) * | 2019-12-27 | 2020-04-28 | 中消云（北京）物联网科技研究院有限公司 | Data transmission processing method and device and Internet of things equipment |
| CN111124959A (en) * | 2019-12-12 | 2020-05-08 | 北京计算机技术及应用研究所 | Hardware unloading method for processing NVMe protocol management command |
| CN111541688A (en) * | 2020-04-21 | 2020-08-14 | 深圳市高川自动化技术有限公司 | Embedded system compatible with multiple protocols, data processing method and device |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2009108902A2 (en) * | 2008-02-29 | 2009-09-03 | Atrato, Inc. | Storage system front end |
| EP3417581B1 (en) * | 2016-02-18 | 2020-08-19 | Renesas Electronics Corporation | Message handler |
-
2021
- 2021-02-04 CN CN202110169836.4A patent/CN112882989B/en active Active
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7349407B1 (en) * | 1999-09-30 | 2008-03-25 | Fujitsu Limited | Protocol conversion apparatus, communication apparatus, communication program storage medium, and communication system |
| CN1910571A (en) * | 2003-07-25 | 2007-02-07 | 国际商业机器公司 | A single chip protocol converter |
| KR20060021605A (en) * | 2004-09-03 | 2006-03-08 | 주식회사 대우일렉트로닉스 | System and method for bridging protocols in multihomed networks |
| KR20080051046A (en) * | 2006-12-04 | 2008-06-10 | 한국전자통신연구원 | Hardware device and method for network protocol packet transmission |
| KR100839941B1 (en) * | 2007-01-08 | 2008-06-20 | 성균관대학교산학협력단 | Abnormal ISP traffic control system using IP setting information and session information and control method thereof |
| CN107251517A (en) * | 2015-03-13 | 2017-10-13 | 华为技术有限公司 | The method and device of access net system, processing data bag |
| CN106610789A (en) * | 2015-10-26 | 2017-05-03 | 华为技术有限公司 | Data processing method, device and system |
| CN106533671A (en) * | 2016-11-29 | 2017-03-22 | 美的智慧家居科技有限公司 | Information interactive method and system and apparatus thereof |
| CN111124959A (en) * | 2019-12-12 | 2020-05-08 | 北京计算机技术及应用研究所 | Hardware unloading method for processing NVMe protocol management command |
| CN111083161A (en) * | 2019-12-27 | 2020-04-28 | 中消云（北京）物联网科技研究院有限公司 | Data transmission processing method and device and Internet of things equipment |
| CN111541688A (en) * | 2020-04-21 | 2020-08-14 | 深圳市高川自动化技术有限公司 | Embedded system compatible with multiple protocols, data processing method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112882989A (en) | 2021-06-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103616937B (en) | A kind of mainboard, PCIE network interface card and server system | |
| CN112882989B (en) | Protocol processing system and protocol data processing method | |
| JP2015109679A (en) | Packet transmission using extension header | |
| CN116150075B (en) | PCIe exchange controller chip, verification system and verification method | |
| US10355968B2 (en) | Diagnosis of a network adapter during network operation | |
| US8970248B2 (en) | Sharing hardware resources between D-PHY and N-factorial termination networks | |
| WO2004102411A1 (en) | Controller interface | |
| CN113872826A (en) | Network card port stability testing method, system, terminal and storage medium | |
| US7286067B2 (en) | Appliance with communication protocol emulation | |
| WO2007120789A2 (en) | Method and apparatus for processing data at physical layer | |
| CN108733871B (en) | Pure software simulation bus communication method | |
| CN114301485B (en) | Interface assembly and data transmission method | |
| CN119201814A (en) | Signal transmission system, signal processing method and device, storage medium, electronic device and program product | |
| CN107911288B (en) | Train communication network card and train control management system | |
| WO2009018066A1 (en) | Method and apparatus for a dynamic and real-time configurable software architecture for manufacturing personalization | |
| CN111131093B (en) | Seven-layer switching system for three-wire interconnection of computing chip and switching chip | |
| CN116016698B (en) | A peer-to-peer interface and data interaction method for RapidIO controller and interconnect bare core | |
| EP2654261B1 (en) | Circuit for the fast analysis of packet headers transferred via a data bus | |
| CN107579936A (en) | Message transmitting method, controller and storage system | |
| Bravhar et al. | SerDes Integrated Into the SpaceWire Interface Helps in Achieving Higher Data Rates | |
| EP3631640B1 (en) | Communication between field programmable gate arrays | |
| CN114500302B (en) | ICE service arrangement method, ICE service arrangement device, terminal equipment and storage medium | |
| CN110147344B (en) | Method, apparatus, storage medium, and system for communicating between multiple physical machines | |
| CN112953977B (en) | System data sending method and system | |
| CN114079675A (en) | Message processing method and device, terminal equipment and mobile broadband internet access equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |