[go: up one dir, main page]

Bravhar et al., 2023 - Google Patents

SerDes Integrated Into the SpaceWire Interface Helps in Achieving Higher Data Rates

Bravhar et al., 2023

Document ID
15014888729915061775
Author
Bravhar K
Kramberger I
Falcon L
Codinachs D
Gačnik D
Publication year
Publication venue
IEEE Aerospace and Electronic Systems Magazine

External Links

Snippet

The growth of transfer data between subsystems onboard a satellite is imminent, and the SpaceWire (SpW) communication standard fits in the high-speed full duplex serial communication protocols with data rates up to 400 Mbit/s. SpW Intellectual Property (IP) …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Application independent communication protocol aspects or techniques in packet data networks
    • H04L69/08—Protocols for interworking or protocol conversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L63/00—Network architectures or network communication protocols for network security
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity

Similar Documents

Publication Publication Date Title
US7464360B2 (en) Common interface framework for developing field programmable device based applications independent of a target circuit board
CN102187590B (en) A configurable transceiver and its configuration method
Sgroi et al. Addressing the system-on-a-chip interconnect woes through communication-based design
US6880133B2 (en) Method and apparatus for optimizing distributed multiplexed bus interconnects
Verbauwhede et al. Security and performance optimization of a new DES data encryption chip
Parkes et al. SpaceWire and SpaceFibre on the Microsemi RTG4 FPGA
US7356756B1 (en) Serial communications data path with optional features
EP3829132A1 (en) Provably secure application-specific cross-domain solutions
Bravhar et al. SerDes Integrated Into the SpaceWire Interface Helps in Achieving Higher Data Rates
Perepelitsyn Method of creation of FPGA based implementation of Artificial Intelligence as a Service
Munirul et al. Evaluation of Multiple-Valued Packet Multiplexing Scheme for Network-on-Chip Architecture
CN112882989B (en) Protocol processing system and protocol data processing method
Turner An engineering approach to formal methods
US8073040B1 (en) Serial communications control plane with optional features
US20080235712A1 (en) Hardware Object Request Broker on a Chip for Generating Separate Control and Data Channels for Improved Throughput Efficiency
Grayver Standardization efforts for software-defined radio
Nanda et al. Analysis and Design of Ethernet to HDMI Gateway Using Xilinx Vivado
US20040225490A1 (en) Device for emulating one or more integrated-circuit chips
Ji et al. Formal and model driven design of a high speed data transmission channel
Nannipieri et al. Satellite high-speed on-board data handling: From a wizardlink equivalent transceiver to a full spacefibre interface
Linh et al. RESEARCH AND DEVELOPMENT OF DES ENCODER AND DECODER ON FPGA DEVICES
CN101351770B (en) A slave and a master device, a system incorporating the devices and a method of operating the slave device
Kulkarni et al. The Straight Forward Implementation of the Hardware Security Model for the Internet of Things Devices
Avila Lightweight Cryptography: Photon-Beetle Processor
Devlin et al. DIME–The first module standard for FPGA based High Performance Computing