CN111129163B - Schottky diode and preparation method thereof - Google Patents
Schottky diode and preparation method thereof Download PDFInfo
- Publication number
- CN111129163B CN111129163B CN201911231350.8A CN201911231350A CN111129163B CN 111129163 B CN111129163 B CN 111129163B CN 201911231350 A CN201911231350 A CN 201911231350A CN 111129163 B CN111129163 B CN 111129163B
- Authority
- CN
- China
- Prior art keywords
- thermal oxidation
- region
- gallium oxide
- type gallium
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
- H10D8/01—Manufacture or treatment
- H10D8/051—Manufacture or treatment of Schottky diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D8/00—Diodes
- H10D8/60—Schottky-barrier diodes
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Electrodes Of Semiconductors (AREA)
Abstract
Description
技术领域technical field
本发明涉及半导体领域,特别涉及一种肖特基二极管及其制备方法。The invention relates to the field of semiconductors, in particular to a Schottky diode and a preparation method thereof.
背景技术Background technique
随着半导体器件应用在越来越多的技术领域,传统硅基等窄禁带半导体二极管遭遇到了诸多挑战,其中击穿电压难以满足要求日益增长的需求,成为影响进一步提升器件性能的关键因素之一。氧化镓(Ga2O3)与以SiC、GaN为代表的第三代半导体材料相比较,具有更宽的禁带宽度,击穿场强相当于Si的20倍以上,SiC和GaN的2倍以上,从理论上说,在制造相同耐压的二极管器件时,器件的导通电阻可降为SiC的1/10、GaN的1/3,Ga2O3材料的巴利伽优值是SiC的18倍、GaN材料的4倍以上,因此Ga2O3是一种性能优异的适于功率器件和高压开关器件制备的宽禁带半导体材料。With the application of semiconductor devices in more and more technical fields, traditional silicon-based and other narrow-bandgap semiconductor diodes have encountered many challenges. Among them, the breakdown voltage is difficult to meet the growing demand, which has become one of the key factors affecting the further improvement of device performance. one. Compared with the third-generation semiconductor materials represented by SiC and GaN, gallium oxide (Ga 2 O 3 ) has a wider forbidden band width, and the breakdown field strength is equivalent to more than 20 times that of Si, and twice that of SiC and GaN. Above, theoretically speaking, when manufacturing diode devices with the same withstand voltage, the on-resistance of the device can be reduced to 1/10 of SiC and 1/3 of GaN, and the Ballyga figure of merit of Ga 2 O 3 material is SiC 18 times that of GaN materials, and more than 4 times that of GaN materials, so Ga 2 O 3 is a wide-bandgap semiconductor material with excellent performance suitable for the preparation of power devices and high-voltage switching devices.
宽禁带氧化镓肖特基二极管具有高击穿、低导通电阻等优势,目前通过提高Ga2O3晶体材料质量和优化掺杂工艺等方法,不断提高肖特基二极管的器件性能,然而目前已有的肖特基二极管,其击穿电压和导通特性还远低于材料预期值。Wide bandgap gallium oxide Schottky diodes have the advantages of high breakdown and low on-resistance. At present, the device performance of Schottky diodes is continuously improved by improving the quality of Ga 2 O 3 crystal materials and optimizing the doping process. However, The breakdown voltage and conduction characteristics of existing Schottky diodes are still far below the expected values of materials.
发明内容Contents of the invention
有鉴于此,本发明实施例提供了一种肖特基二极管及其制备方法,以提高现有的肖特基二极管的击穿电压和导通特性。In view of this, an embodiment of the present invention provides a Schottky diode and a manufacturing method thereof, so as to improve the breakdown voltage and conduction characteristics of the existing Schottky diode.
本发明实施例的第一方面提供了一种肖特基二极管的制备方法,包括:The first aspect of the embodiments of the present invention provides a method for preparing a Schottky diode, including:
在衬底上外延n型氧化镓层;epitaxial n-type gallium oxide layer on the substrate;
在所述n型氧化镓层上制备第一掩膜层;其中,所述第一掩膜层的窗口为待制备的热氧化处理区所对应的区域,所述热氧化处理区包括至少一个第一热氧化区和两个第二热氧化区;A first mask layer is prepared on the n-type gallium oxide layer; wherein, the window of the first mask layer is the area corresponding to the thermal oxidation treatment area to be prepared, and the thermal oxidation treatment area includes at least one first mask layer a thermal oxidation zone and two second thermal oxidation zones;
对器件正面进行第一高温退火处理,形成热氧化处理区;Performing a first high-temperature annealing treatment on the front of the device to form a thermal oxidation treatment area;
去除所述第一掩膜层;removing the first mask layer;
制备正面的阳极金属层和背面的阴极金属层;Prepare the anode metal layer on the front side and the cathode metal layer on the back side;
其中,所述阳极金属层在所述n型氧化镓层上的投影对应的区域为第一区域,所述阳极金属层在所述n型氧化镓层上的投影对应的区域以外的区域为第二区域,所述第一热氧化区位于第一区域;每个第二热氧化区的第一部分位于第一区域,每个第二热氧化区的第二部分位于第二区域。Wherein, the area corresponding to the projection of the anode metal layer on the n-type gallium oxide layer is the first area, and the area other than the area corresponding to the projection of the anode metal layer on the n-type gallium oxide layer is the second area. Two zones, the first thermal oxidation zone is located in the first zone; the first part of each second thermal oxidation zone is located in the first zone, and the second part of each second thermal oxidation zone is located in the second zone.
可选的,所述热氧化处理区还包括:第三热氧化区,位于所述第二区域。Optionally, the thermal oxidation treatment area further includes: a third thermal oxidation area located in the second area.
可选的,在形成热氧化处理区后,该方法还包括:对所述第一热氧化区、第二热氧化区和第三热氧化区中的至少一个进行再高温退火处理。Optionally, after forming the thermal oxidation treatment region, the method further includes: performing high temperature annealing treatment on at least one of the first thermal oxidation region, the second thermal oxidation region and the third thermal oxidation region.
可选的,所述衬底为n型氧化镓衬底,且掺杂浓度大于所述n型氧化镓层的掺杂浓度。Optionally, the substrate is an n-type gallium oxide substrate, and the doping concentration is greater than that of the n-type gallium oxide layer.
可选的,所述n型氧化镓层为非均匀掺杂,所述n型氧化镓层为从上至下浓度增加的多层结构。Optionally, the n-type gallium oxide layer is non-uniformly doped, and the n-type gallium oxide layer has a multi-layer structure whose concentration increases from top to bottom.
可选的,所述制备正面的阳极金属层包括:Optionally, the preparation of the positive anode metal layer includes:
在去除所述第一掩膜层后,淀积绝缘介质层;After removing the first mask layer, depositing an insulating dielectric layer;
通过干法刻蚀或湿法腐蚀去除预设阳极区域的绝缘介质层;Removing the insulating dielectric layer in the preset anode region by dry etching or wet etching;
制备具有场板结构的正面的阳极金属层;其中,所述场板结构包括单层场板结构、多层场板结构和斜场板结构;preparing a positive anode metal layer with a field plate structure; wherein, the field plate structure includes a single-layer field plate structure, a multi-layer field plate structure and an oblique field plate structure;
相应的,所述预设阳极区域为第一区域,预设阳极区域以外的区域为第二区域。Correspondingly, the preset anode area is the first area, and the area other than the preset anode area is the second area.
本发明实施例的第二方面提供了一种肖特基二极管,包括:A second aspect of the embodiments of the present invention provides a Schottky diode, including:
衬底;Substrate;
n型氧化镓层,形成在所述衬底上;an n-type gallium oxide layer formed on the substrate;
阳极金属层,形成在所述n型氧化镓层上;an anode metal layer formed on the n-type gallium oxide layer;
阴极金属层,形成在衬底的背面;a cathode metal layer formed on the backside of the substrate;
其中,所述n型氧化镓层中包括:至少一个第一热氧化区和两个第二热氧化区,所述阳极金属层在所述n型氧化镓层上的投影对应的区域为第一区域,所述阳极金属层在所述n型氧化镓层上的投影对应的区域以外的区域为第二区域,所述第一热氧化区位于第一区域,且与所述阳极金属层接触;每个第二热氧化区的第一部分位于第一区域,每个第二热氧化区的第二部分位于第二区域,且每个第二热氧化区的第一部分与所述阳极金属层接触。Wherein, the n-type gallium oxide layer includes: at least one first thermal oxidation region and two second thermal oxidation regions, and the region corresponding to the projection of the anode metal layer on the n-type gallium oxide layer is the first In an area, the area other than the area corresponding to the projection of the anode metal layer on the n-type gallium oxide layer is a second area, and the first thermal oxidation area is located in the first area and is in contact with the anode metal layer; The first part of each second thermal oxidation region is located in the first region, the second part of each second thermal oxidation region is located in the second region, and the first part of each second thermal oxidation region is in contact with the anode metal layer.
可选的,所述n型氧化镓层中还包括:第三热氧化区,位于所述第二区域,且所述第三热氧化区的上表面为所述n型氧化镓层的上表面。Optionally, the n-type gallium oxide layer further includes: a third thermal oxidation region located in the second region, and the upper surface of the third thermal oxidation region is the upper surface of the n-type gallium oxide layer .
可选的,所述第一热氧化区、所述第二热氧化区和所述第三热氧化区的形成过程中退火温度和退火时间不相同。Optionally, the annealing temperature and annealing time are different during the formation of the first thermal oxidation region, the second thermal oxidation region and the third thermal oxidation region.
可选的,所述衬底为n型氧化镓衬底,且掺杂浓度大于所述n型氧化镓层的掺杂浓度;Optionally, the substrate is an n-type gallium oxide substrate, and the doping concentration is greater than that of the n-type gallium oxide layer;
所述n型氧化镓层为非均匀掺杂,所述n型氧化镓层为从上至下浓度增加的多层结构。The n-type gallium oxide layer is non-uniformly doped, and the n-type gallium oxide layer is a multi-layer structure whose concentration increases from top to bottom.
本发明实施例在制备肖特基二极管时,对器件正面进行高温退火处理,形成热氧化处理区;其中,在n型氧化镓层上制备第一掩膜层可以在特定位置形成热氧化处理区,包括位于阳极金属层下方区域的至少一个第一热氧化区和部分位于阳极金属层下方的两个第二热氧化区。去除第一掩膜层后在器件正面特定位置制备阳极金属层,由于阳极金属层下方包括第一热氧化区和第二热氧化区,从而降低了阳极金属层下方及边缘区电场,降低了阳极金属层的反向漏电,进而改善了制备的肖特基二极管的击穿电压和导通特性。In the embodiment of the present invention, when preparing the Schottky diode, high-temperature annealing treatment is performed on the front of the device to form a thermal oxidation treatment area; wherein, preparing the first mask layer on the n-type gallium oxide layer can form a thermal oxidation treatment area at a specific position , including at least one first thermal oxidation zone located under the anode metal layer and two second thermal oxidation zones partially located under the anode metal layer. After removing the first mask layer, the anode metal layer is prepared at a specific position on the front of the device. Since the first thermal oxidation area and the second thermal oxidation area are included under the anode metal layer, the electric field under the anode metal layer and the edge area is reduced, and the anode The reverse leakage of the metal layer improves the breakdown voltage and conduction characteristics of the prepared Schottky diode.
附图说明Description of drawings
为了更清楚地说明本发明实施例中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动性的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present invention, the following will briefly introduce the accompanying drawings that need to be used in the descriptions of the embodiments or the prior art. Obviously, the accompanying drawings in the following description are only of the present invention. For some embodiments, those of ordinary skill in the art can also obtain other drawings based on these drawings without paying creative efforts.
图1是本发明实施例提供的肖特基二极管的制备方法流程示意图;Fig. 1 is the schematic flow chart of the preparation method of Schottky diode provided by the embodiment of the present invention;
图2是本发明实施例提供的在衬底上外延n型氧化镓层后的剖面结构示意图;Fig. 2 is a schematic cross-sectional structure diagram of an epitaxial n-type gallium oxide layer on a substrate provided by an embodiment of the present invention;
图3是本发明实施例提供的在n型氧化镓层上制备第一掩膜层后的剖面结构示意图;Fig. 3 is a schematic cross-sectional structure after preparing a first mask layer on an n-type gallium oxide layer provided by an embodiment of the present invention;
图4是本发明实施例提供的对器件正面进行高温退火处理形成热氧化处理区后的剖面结构示意图;Fig. 4 is a schematic cross-sectional structure diagram of a thermal oxidation treatment region formed by performing high-temperature annealing on the front of the device according to an embodiment of the present invention;
图5是本发明实施例提供的去除第一掩膜层后的剖面结构示意图;5 is a schematic diagram of a cross-sectional structure provided by an embodiment of the present invention after removing the first mask layer;
图6是本发明实施例提供的制备正面的阳极金属层和背面的阴极金属层后的剖面结构示意图;Fig. 6 is a schematic cross-sectional structure diagram after preparing an anode metal layer on the front side and a cathode metal layer on the back side provided by an embodiment of the present invention;
图7是本发明实施例提供的当第一氧化区为两个时形成的器件的剖面结构示意图;Fig. 7 is a schematic cross-sectional structure diagram of a device formed when there are two first oxidation regions provided by an embodiment of the present invention;
图8~11是本发明实施例提供的制备包括第三热氧化区时的肖特基二极管对应的剖面结构示意图;8 to 11 are schematic diagrams of the cross-sectional structures of the Schottky diodes provided by the embodiments of the present invention when the third thermal oxidation region is prepared;
图12是本发明实施例提供的第一热氧化区的数量为两个和第三热氧化区的数量为四个的肖特基二极管的剖面结构示意图;12 is a schematic cross-sectional structure diagram of a Schottky diode with two first thermal oxidation regions and four third thermal oxidation regions provided by an embodiment of the present invention;
图13是本发明实施例提供的在n型氧化镓层上淀积掩膜层后的剖面结构示意图;Fig. 13 is a schematic cross-sectional structure after depositing a mask layer on the n-type gallium oxide layer provided by an embodiment of the present invention;
图14是本发明实施例提供的淀积绝缘介质层后的剖面结构示意图;Fig. 14 is a schematic cross-sectional structure diagram after depositing an insulating dielectric layer according to an embodiment of the present invention;
图15是本发明实施例提供的去除预设阳极区域的绝缘介质层后的剖面结构示意图;Fig. 15 is a schematic cross-sectional structure diagram provided by an embodiment of the present invention after removing the insulating medium layer in the preset anode region;
图16是本发明实施例提供的制备具有场板结构的正面的阳极金属层后和制备背面的阴极金属层后的剖面结构示意图;16 is a schematic cross-sectional structure diagram after preparing the front anode metal layer with field plate structure and the back cathode metal layer according to the embodiment of the present invention;
图17是本发明实施例提供的与图7对应的具有场板结构的正面的阳极金属层的肖特基二极管的剖面结构示意图;FIG. 17 is a schematic cross-sectional structure diagram of a Schottky diode having a front anode metal layer with a field plate structure and corresponding to FIG. 7 provided by an embodiment of the present invention;
图18是本发明实施例提供的与图11对应的具有场板结构的正面的阳极金属层的肖特基二极管的剖面结构示意图;FIG. 18 is a schematic cross-sectional structure diagram of a Schottky diode having a front anode metal layer with a field plate structure and corresponding to FIG. 11 provided by an embodiment of the present invention;
图19是本发明实施例提供的与图12对应的具有场板结构的正面的阳极金属层的肖特基二极管的剖面结构示意图;FIG. 19 is a schematic cross-sectional structure diagram of a Schottky diode having a front anode metal layer with a field plate structure and corresponding to FIG. 12 provided by an embodiment of the present invention;
图20是本发明实施例提供的肖特基二极管的剖面结构示意图。FIG. 20 is a schematic cross-sectional structure diagram of a Schottky diode provided by an embodiment of the present invention.
具体实施方式Detailed ways
为了使本发明的目的、技术方案及优点更加清楚明白,以下对照附图并结合实施例,对本发明做进行进一步详细说明。应当理解,此处所描述的具体实施例仅仅用以解释本发明,并不用于限定本发明。In order to make the purpose, technical solution and advantages of the present invention more clear, the present invention will be further described in detail below with reference to the accompanying drawings and in combination with embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.
图1是本发明实施例提供的肖特基二极管的制备方法流程示意图,参示图1,该肖特基二极管的制备方法可以包括:Fig. 1 is a schematic flow chart of the preparation method of the Schottky diode provided by the embodiment of the present invention, referring to Fig. 1, the preparation method of the Schottky diode may include:
步骤S101,在衬底上外延n型氧化镓层。Step S101, epitaxially growing an n-type gallium oxide layer on the substrate.
本发明实施例中,参示图2,衬底201为n型重掺杂的氧化镓衬底。n型氧化镓层202是通过掺杂Si或Sn实现的轻掺杂氧化镓层,所述n型氧化镓层202的厚度根据实际需求进行设定。In the embodiment of the present invention, referring to FIG. 2 , the
步骤S102,在所述n型氧化镓层上制备第一掩膜层;其中,所述第一掩膜层的窗口为待制备的热氧化处理区所对应的区域,所述热氧化处理区包括至少一个第一热氧化区和两个第二热氧化区。Step S102, preparing a first mask layer on the n-type gallium oxide layer; wherein, the window of the first mask layer is the area corresponding to the thermal oxidation treatment area to be prepared, and the thermal oxidation treatment area includes At least one first thermal oxidation zone and two second thermal oxidation zones.
本发明实施例中,参示图3,为了在后续步骤中在特定的区域形成热氧化处理区,可以先在待制备的热氧化处理区以外所对应的区域制备第一掩膜层204,即使第一掩膜层204的窗口为待制备的热氧化处理区所对应的区域。In the embodiment of the present invention, referring to FIG. 3 , in order to form a thermal oxidation treatment area in a specific area in a subsequent step, the
步骤S103,对器件正面进行高温退火处理,形成热氧化处理区。Step S103, performing high-temperature annealing treatment on the front surface of the device to form a thermal oxidation treatment area.
本发明实施例中,参示图4,对器件正面进行高温退火处理,由于第一掩膜层204的遮挡,存在第一掩膜层204的区域对应的n型氧化镓层中不会形成热氧化处理区,而在第一掩膜层的对应区域以外的n型氧化镓层中形成热氧化处理区。In the embodiment of the present invention, referring to FIG. 4, high-temperature annealing treatment is performed on the front of the device. Due to the shielding of the
步骤S104,去除所述第一掩膜层。Step S104, removing the first mask layer.
本发明实施例中,参示图5,去除第一掩膜层形成如图5所示的器件结构。所述热氧化处理区包括第一热氧化区2051和第二热氧化区2052,上述氧化处理区的分类根据其和待制备的金属阳极的相对位置进行分类,所述第一热氧化区2051位于待制备的金属阳极的正下方对应的区域内,且数量至少为一个,所述第二热氧化区2052部分位于待制备的金属阳极的正下方对应的区域内,且数量固定为两个。与此相应的,当要制备不同数量的所述第一热氧化区2051时,所述第一掩膜层的窗口也对应改变。In the embodiment of the present invention, referring to FIG. 5 , the first mask layer is removed to form the device structure as shown in FIG. 5 . The thermal oxidation treatment area includes a first
步骤S105,制备正面的阳极金属层和背面的阴极金属层;其中,所述阳极金属层在所述n型氧化镓层上的投影对应的区域为第一区域,所述阳极金属层在所述n型氧化镓层上的投影对应的区域以外的区域为第二区域,所述第一热氧化区位于第一区域;每个第二热氧化区的第一部分位于第一区域,每个第二热氧化区的第二部分位于第二区域。Step S105, preparing the anode metal layer on the front and the cathode metal layer on the back; wherein, the area corresponding to the projection of the anode metal layer on the n-type gallium oxide layer is the first area, and the anode metal layer is in the The area other than the area corresponding to the projection on the n-type gallium oxide layer is the second area, and the first thermal oxidation area is located in the first area; the first part of each second thermal oxidation area is located in the first area, and each second thermal oxidation area is located in the first area. A second portion of the thermal oxidation zone is located in the second zone.
本发明实施例中,参示图6,去除第一掩膜层后在器件正面制备阳极金属层206,使阳极金属层206的左右边缘分别位于两个第二热氧化区2052所对应的区域内,即所述阳极金属层在所述n型氧化镓层上的投影对应的区域为第一区域,所述阳极金属层在所述n型氧化镓层上的投影对应的区域以外的区域为第二区域,在制备所述阳极金属层时,使所述第一热氧化区2051位于第一区域,每个第二热氧化区2052的第一部分位于第一区域,每个第二热氧化区2052的第二部分位于第二区域。经过高温退火处理的热氧化处理区相比较未进行高温退火处理的n型氧化镓层存在离子浓度差异,在特定的位置形成热氧化处理区,并且控制阳极金属层206和所述热氧化处理区的相对位置,可以使阳极金属层206下方及边缘区电场降低,降低阳极反向漏电,改善击穿和导通特性。当第一氧化区为两个时,最终形成的器件如图7所示。In the embodiment of the present invention, referring to FIG. 6 , an
本发明实施例在制备肖特基二极管时,对器件正面进行高温退火处理,形成热氧化处理区;在n型氧化镓层上制备第一掩膜层,由于第一掩膜层的遮挡作用,可以在n型氧化镓层中的特定位置形成热氧化处理区,即形成至少一个第一热氧化区和两个第二热氧化区。去除第一掩膜层后在器件正面制备阳极金属层,在器件的背面制备阴极金属层;其中,使阳极金属层的左右边缘分别位于所述第二热氧化区所对应的区域内,且所述第一热氧化区位于所述阳极金属层的下方,从而降低阳极金属下方及边缘区电场,从而降低阳极反向漏电,提高击穿特性和导通特性。In the embodiment of the present invention, when preparing the Schottky diode, high-temperature annealing treatment is performed on the front of the device to form a thermal oxidation treatment area; the first mask layer is prepared on the n-type gallium oxide layer, and due to the shielding effect of the first mask layer, A thermal oxidation treatment region can be formed at a specific position in the n-type gallium oxide layer, that is, at least one first thermal oxidation region and two second thermal oxidation regions are formed. After removing the first mask layer, an anode metal layer is prepared on the front of the device, and a cathode metal layer is prepared on the back of the device; wherein, the left and right edges of the anode metal layer are respectively located in the regions corresponding to the second thermal oxidation region, and the The first thermal oxidation region is located under the anode metal layer, thereby reducing the electric field under the anode metal and the edge region, thereby reducing the reverse leakage of the anode, and improving the breakdown and conduction characteristics.
一些实施例中,参示图8~11,所述热氧化处理区还包括:第三热氧化区,位于所述第二区域。In some embodiments, referring to FIGS. 8-11 , the thermal oxidation treatment area further includes: a third thermal oxidation area located in the second area.
本发明实施例中,可以通过高温退火表面处理在漂移层形成多个热氧化处理区,从而引入更多的浓度变化,进一步提高器件的击穿特性。基于如图2所示的器件结构,在n型氧化镓层202上制备第一掩膜层204,形成如图8所示的器件结构。参示图9,对器件正面进行高温退火处理,形成热氧化处理区;在形成热氧化处理区后,去除第一掩膜层204形成如图10所示的器件结构,热氧化处理区除第一热氧化区2051和第二热氧化区2052之外,还可以包括:位于所述第二区域的第三热氧化区2053。之后在如图10所示的器件结构上制备正面的阳极金属层206和背面的阴极金属层207形成如图11所示的器件结构。图8~11提供的结构仅仅是示意性的,所述第一热氧化区和所述第三热氧化区可以有更多个,例如,第一热氧化区的数量可以是两个或更多个,第三热氧化区的数量也可以是两个或更多个;比如图12提供的结构,在图12中,所述第一热氧化区的数量为两个,所述第三热氧化区的数量为四个。在本发明实施例中,在阳极下方的n型氧化镓层中引入了更多的横向浓度变化,进一步提升了器件的耐高压特性。In the embodiment of the present invention, multiple thermal oxidation treatment regions can be formed in the drift layer by high-temperature annealing surface treatment, thereby introducing more concentration changes and further improving the breakdown characteristics of the device. Based on the device structure shown in FIG. 2 , a
一些实施例中,在形成热氧化处理区后,还包括:对所述第一热氧化区、第二热氧化区和第三热氧化区中的至少一个进行再高温退火处理。In some embodiments, after forming the thermal oxidation treatment region, further comprising: performing high temperature annealing treatment on at least one of the first thermal oxidation region, the second thermal oxidation region and the third thermal oxidation region.
本发明实施例中,高温退火再处理是为了形成多个浓度不同和/或多个深度不同的所述第一热氧化区、所述第二热氧化区和所述第三热氧化区热氧化处理区,以提高器件的击穿特性和导通特性。在所述对器件正面进行高温退火处理,形成热氧化处理区之后,还可以再进行多次高温退火再处理,其中,在每次进行高温再处理时,可以改变设备的处理功率和处理时间,进行多种功率和多种时间的高温退火处理。经过多次高温再处理可以形成更多个浓度和/或深度不同的热氧化处理区,从而进一步提高器件的击穿特性和导通特性。In the embodiment of the present invention, the high temperature annealing retreatment is to form thermal oxidation of the first thermal oxidation region, the second thermal oxidation region and the third thermal oxidation region with different concentrations and/or multiple depths. treatment area to improve the breakdown characteristics and conduction characteristics of the device. After the high-temperature annealing treatment is performed on the front of the device to form a thermal oxidation treatment area, multiple high-temperature annealing retreatments can be performed again, wherein, each time the high-temperature retreatment is performed, the processing power and processing time of the equipment can be changed, High-temperature annealing with various powers and various times is performed. Multiple thermal oxidation treatment regions with different concentrations and/or depths can be formed after multiple high-temperature retreatments, thereby further improving the breakdown characteristics and conduction characteristics of the device.
一些实施例中,所述衬底为n型氧化镓衬底,且掺杂浓度大于所述n型氧化镓层的掺杂浓度。In some embodiments, the substrate is an n-type gallium oxide substrate, and the doping concentration is greater than that of the n-type gallium oxide layer.
本发明实施例中,参示图2,衬底201为n型氧化镓衬底。在n型氧化镓衬底201上外延n型氧化镓层202,其中,n型氧化镓层202的掺杂浓度小于n型氧化镓衬底201的掺杂浓度,更有利于实现耐高压。In the embodiment of the present invention, referring to FIG. 2 , the
一些实施例中,所述n型氧化镓层为非均匀掺杂;所述n型氧化镓层为从上至下浓度增加的多层结构。In some embodiments, the n-type gallium oxide layer is non-uniformly doped; the n-type gallium oxide layer is a multi-layer structure whose concentration increases from top to bottom.
本发明实施例中,所述n型氧化镓层为从上至下浓度增加的多层结构,更有利于实现耐高压。In the embodiment of the present invention, the n-type gallium oxide layer is a multi-layer structure with increasing concentration from top to bottom, which is more conducive to realizing high voltage resistance.
一些实施例中,所述在所述n型氧化镓层上制备第一掩膜层,可以包括:在所述n型氧化镓层上淀积掩膜层;通过光刻和湿法腐蚀将待制备的热氧化处理区对应的掩膜层去除,形成第一掩膜层。In some embodiments, the preparation of the first mask layer on the n-type gallium oxide layer may include: depositing a mask layer on the n-type gallium oxide layer; The mask layer corresponding to the prepared thermal oxidation treatment area is removed to form a first mask layer.
本发明实施例中,参示图13,可以先在n型氧化镓层202上沉淀掩膜层203,再通过光刻和湿法腐蚀将待制备的热氧化处理区对应的掩膜层203去除,待制备的热氧化处理区以外所对应的区域形成第一掩膜层。实际上第一掩膜层的形成位置和形态均根据待制备的热氧化处理区的位置进行制备,最终形成由多个不连续的部分组成,例如图3和图8中的第一掩膜层204的形态。In the embodiment of the present invention, referring to FIG. 13 , the
一些实施例中,所述第一掩膜层可以包括SiO2、Si3N4、Al2O3、HfO2和MgO中的任意一种。In some embodiments, the first mask layer may include any one of SiO 2 , Si 3 N 4 , Al 2 O 3 , HfO 2 and MgO.
一些实施例中,所述去除所述第一掩膜层,可以包括:将形成热氧化处理区域的器件投入预设溶液中,直至将所述第一掩膜层去除,其中,所述预设溶液为所述第一掩膜层的腐蚀液。In some embodiments, the removing the first mask layer may include: putting the device forming the thermal oxidation treatment region into a preset solution until the first mask layer is removed, wherein the preset The solution is an etching solution for the first mask layer.
一些实施例中,所述制备正面的阳极金属层可以包括:在去除所述第一掩膜层后,淀积绝缘介质层;通过干法刻蚀或湿法腐蚀去除预设阳极区域的绝缘介质层;制备具有场板结构的正面的阳极金属层;其中,所述场板结构包括单层场板结构、多层场板结构和斜场板结构;相应的,所述预设阳极区域为第一区域,预设阳极区域以外的区域为第二区域。In some embodiments, the preparation of the anode metal layer on the front side may include: depositing an insulating dielectric layer after removing the first mask layer; removing the insulating dielectric layer of the preset anode region by dry etching or wet etching layer; prepare a positive anode metal layer with a field plate structure; wherein, the field plate structure includes a single-layer field plate structure, a multi-layer field plate structure and an oblique field plate structure; correspondingly, the preset anode region is the first The first area, the area outside the anode area is preset as the second area.
本发明实施例中,在去除第一掩膜层后,淀积绝缘介质层,再通过干法刻蚀或湿法腐蚀去除预设阳极区域的绝缘介质层;其中,预设阳极区域为具有场板结构的正面的阳极金属层与n型氧化镓层的接触部分,相应的,预设阳极区域为第一区域,预设阳极区域以外的区域为第二区域,用于使阳极下方的n型氧化镓层中引入横向浓度变化,从而优化阳极结处电场,提高击穿电压,同时兼顾导通电阻。同时,制备具有场板结构的正面的阳极金属层相比于没有场板结构的阳极金属层,具有更优的耐高压特性和导通特性,场板的结构可以根据实际情况进行选择,包括单层场板结构、多层场板结构和斜场板结构。In the embodiment of the present invention, after removing the first mask layer, an insulating dielectric layer is deposited, and then the insulating dielectric layer in the preset anode region is removed by dry etching or wet etching; wherein, the preset anode region is The contact portion between the anode metal layer and the n-type gallium oxide layer on the front side of the plate structure, correspondingly, the preset anode region is the first region, and the region other than the preset anode region is the second region, which is used to make the n-type gallium oxide layer under the anode The lateral concentration change is introduced into the gallium oxide layer, so as to optimize the electric field at the anode junction, improve the breakdown voltage, and take into account the on-resistance at the same time. At the same time, compared with the anode metal layer without field plate structure, the positive anode metal layer with field plate structure has better high voltage resistance and conduction characteristics. The structure of the field plate can be selected according to the actual situation, including single Layer field plate structure, multilayer field plate structure and inclined field plate structure.
一些实施例中,可以在如图5所示的器件结构上形成具有场板结构的阳极金属层并制备背面阴极金属层,其步骤对应的结构示意图如图14~16所示。In some embodiments, an anode metal layer with a field plate structure can be formed on the device structure shown in FIG. 5 and a cathode metal layer on the back side can be prepared. The structural diagrams corresponding to the steps are shown in FIGS. 14-16 .
本发明实施例中,参示图14~16,去除所述第一掩膜层后,淀积绝缘介质层208,通过干法刻蚀或湿法腐蚀去除预设阳极区域的绝缘介质层208,制备具有场板结构的正面的阳极金属层206;其中,预设阳极区域为第一区域,预设阳极区域以外的区域为第二区域,用于使阳极下方的n型氧化镓层中引入横向浓度变化,从而优化阳极结处电场,提高击穿电压,同时兼顾导通电阻。制备具有场板结构的阳极金属层206并制备背面的阴极金属层207形成如图16所述的肖特基二极管。实际操作中,制备阴极金属层207可以在上述步骤中的任意一步。In the embodiment of the present invention, referring to FIGS. 14-16 , after removing the first mask layer, an insulating
一些实施例中,如图7、图11和图12所示的肖特基二极管结构中,阳极金属层206均可以为具有场板结构的阳极金属层,其制备步骤与上文记载的相同,在此不再赘述,其各自对应的场板结构如图17、图18和图19所示。In some embodiments, in the Schottky diode structures shown in FIG. 7 , FIG. 11 and FIG. 12 , the
图20是本发明实施例的提供的肖特基二极管的剖面结构示意图,包括:Fig. 20 is a schematic cross-sectional structure diagram of a Schottky diode provided by an embodiment of the present invention, including:
衬底201;
n型氧化镓层202,形成在所述衬底201上;n-type
阳极金属层206,形成在所述n型氧化镓层202上;an
阴极金属层207,形成在衬底201的背面;The
其中,所述n型氧化镓层202中包括:至少一个第一热氧化区2051和两个第二热氧化区2052,所述阳极金属层206在所述n型氧化镓层上202的投影对应的区域为第一区域,所述阳极金属层206在所述n型氧化镓层上202的投影对应的区域以外的区域为第二区域,所述第一热氧化区2051位于第一区域,且与所述阳极金属层206接触;每个第二热氧化区2052的第一部分位于第一区域,每个第二热氧化区2052的第二部分位于第二区域,且每个第二热氧化区2052的第一部分与所述阳极金属层206接触。Wherein, the n-type
上述肖特基二极管,在n型氧化镓层上表面的特定区域形成有热氧化处理区,包括位于阳极金属层下方区域的至少一个第一热氧化区和部分位于阳极金属层下方的两个第二热氧化区,可以降低阳极金属下方及边缘区电场,从而降低阳极反向漏电,改善器件的击穿特性。In the above-mentioned Schottky diode, a thermal oxidation treatment area is formed on a specific area on the upper surface of the n-type gallium oxide layer, including at least one first thermal oxidation area located under the anode metal layer and two second thermal oxidation areas partially located under the anode metal layer. The second thermal oxidation area can reduce the electric field under the anode metal and the edge area, thereby reducing the reverse leakage of the anode and improving the breakdown characteristics of the device.
一些实施例中,所述n型氧化镓层中还包括:第三热氧化区,位于所述第二区域,且所述第三热氧化区的上表面为所述n型氧化镓层的上表面。In some embodiments, the n-type gallium oxide layer further includes: a third thermal oxidation region located in the second region, and the upper surface of the third thermal oxidation region is the upper surface of the n-type gallium oxide layer surface.
一些实施例中,所述第一热氧化区、所述第二热氧化区和所述第三热氧化区的形成过程中退火温度和退火时间不相同。In some embodiments, the annealing temperature and annealing time are different during the formation of the first thermal oxidation region, the second thermal oxidation region and the third thermal oxidation region.
一些实施例中,所述衬底为n型氧化镓衬底,且掺杂浓度大于所述n型氧化镓层的掺杂浓度;In some embodiments, the substrate is an n-type gallium oxide substrate, and the doping concentration is greater than that of the n-type gallium oxide layer;
一些实施例中,所述n型氧化镓层为非均匀掺杂,所述n型氧化镓层为从上至下浓度增加的多层结构。In some embodiments, the n-type gallium oxide layer is non-uniformly doped, and the n-type gallium oxide layer is a multi-layer structure whose concentration increases from top to bottom.
上述肖特基二极管中各部分的形成过程,可以参考前述方法实施例中的对应过程,在此不再赘述。For the forming process of each part of the above-mentioned Schottky diode, reference may be made to the corresponding process in the foregoing method embodiments, and details are not repeated here.
以上所述实施例仅用以说明本申请的技术方案,而非对其限制;尽管参照前述实施例对本申请进行了详细的说明,本领域的普通技术人员应当理解:其依然可以对前述各实施例所记载的技术方案进行修改,或者对其中部分技术特征进行等同替换;而这些修改或者替换,并不使相应技术方案的本质脱离本申请各实施例技术方案的精神和范围,均应包含在本申请的保护范围之内。The above-described embodiments are only used to illustrate the technical solutions of the present application, rather than to limit them; although the present application has been described in detail with reference to the foregoing embodiments, those of ordinary skill in the art should understand that: it can still implement the foregoing embodiments Modifications to the technical solutions described in the examples, or equivalent replacements for some of the technical features; and these modifications or replacements do not make the essence of the corresponding technical solutions deviate from the spirit and scope of the technical solutions of the various embodiments of the application, and should be included in the Within the protection scope of this application.
Claims (6)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911231350.8A CN111129163B (en) | 2019-12-05 | 2019-12-05 | Schottky diode and preparation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201911231350.8A CN111129163B (en) | 2019-12-05 | 2019-12-05 | Schottky diode and preparation method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111129163A CN111129163A (en) | 2020-05-08 |
| CN111129163B true CN111129163B (en) | 2023-06-27 |
Family
ID=70497580
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201911231350.8A Active CN111129163B (en) | 2019-12-05 | 2019-12-05 | Schottky diode and preparation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111129163B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112820643B (en) * | 2020-12-28 | 2022-11-08 | 中国电子科技集团公司第十三研究所 | Preparation method and structure of gallium oxide SBD |
| CN113964183A (en) * | 2021-09-13 | 2022-01-21 | 西安电子科技大学 | Fluorine plasma injection terminal gallium oxide power diode and preparation method thereof |
| CN114709138A (en) * | 2022-02-11 | 2022-07-05 | 西安电子科技大学杭州研究院 | Gallium oxide Schottky diode and preparation method and preparation system thereof |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011082392A (en) * | 2009-10-08 | 2011-04-21 | Sumitomo Electric Ind Ltd | Schottky barrier diode |
| CN103346083A (en) * | 2013-07-09 | 2013-10-09 | 苏州捷芯威半导体有限公司 | Gallium nitride schottky diode and manufacturing method thereof |
| CN110265486A (en) * | 2019-06-20 | 2019-09-20 | 中国电子科技集团公司第十三研究所 | Gallium oxide SBD terminal structure and preparation method |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003101036A (en) * | 2001-09-25 | 2003-04-04 | Sanyo Electric Co Ltd | Schottky barrier diode and method of manufacturing the same |
| CN100583439C (en) * | 2004-03-19 | 2010-01-20 | 仙童半导体公司 | Method and device with silicon carbide durable contacts |
| US7737522B2 (en) * | 2005-02-11 | 2010-06-15 | Alpha & Omega Semiconductor, Ltd. | Trench junction barrier controlled Schottky device with top and bottom doped regions for enhancing forward current in a vertical direction |
| US7633135B2 (en) * | 2007-07-22 | 2009-12-15 | Alpha & Omega Semiconductor, Ltd. | Bottom anode Schottky diode structure and method |
| KR101261928B1 (en) * | 2011-11-07 | 2013-05-08 | 현대자동차주식회사 | Method of manufacturing silicon carbide schottky barrier diode |
| US8772901B2 (en) * | 2011-11-11 | 2014-07-08 | Alpha And Omega Semiconductor Incorporated | Termination structure for gallium nitride schottky diode |
-
2019
- 2019-12-05 CN CN201911231350.8A patent/CN111129163B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2011082392A (en) * | 2009-10-08 | 2011-04-21 | Sumitomo Electric Ind Ltd | Schottky barrier diode |
| CN103346083A (en) * | 2013-07-09 | 2013-10-09 | 苏州捷芯威半导体有限公司 | Gallium nitride schottky diode and manufacturing method thereof |
| CN110265486A (en) * | 2019-06-20 | 2019-09-20 | 中国电子科技集团公司第十三研究所 | Gallium oxide SBD terminal structure and preparation method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111129163A (en) | 2020-05-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2020221222A1 (en) | High-threshold-voltage normally-off high-electron-mobility transistor and preparation method therefor | |
| CN105405897A (en) | Longitudinal conduction-type GaN-based groove junction barrier Schottky diode and manufacturing method thereof | |
| CN111799322B (en) | Double-groove type SiC MOSFET structure for high-frequency application and manufacturing method | |
| CN114420761B (en) | High-pressure-resistant silicon carbide device and preparation method thereof | |
| TWI739653B (en) | Method for increasing an oxide thickness at trench corner of an u-metal-oxide-semiconductor field-effect transistor | |
| CN105845723A (en) | Enhanced GaN-based high electron mobility transistor and preparation method thereof | |
| CN111129163B (en) | Schottky diode and preparation method thereof | |
| CN105355657A (en) | Insulated gate AlGaN/GaN high electron mobility transistor with multi-channel fin structure | |
| CN111081758A (en) | SiC MPS structure with reduced on-resistance and preparation method | |
| CN111081763B (en) | Normally-off HEMT device with honeycomb groove barrier layer structure below field plate and preparation method thereof | |
| CN110797391B (en) | Schottky Diode Fabrication Method | |
| CN110223920B (en) | Gallium oxide field effect transistor and preparation method thereof | |
| CN111952355B (en) | GaN HEMT device based on multi-drain finger structure and preparation method thereof | |
| CN115000154B (en) | A silicon carbide MOSFET device with an L-shaped vertical source and a manufacturing method thereof | |
| CN107275382A (en) | A device based on a mesa multi-region composite JTE terminal structure and its manufacturing method | |
| CN115579290A (en) | Preparation method of p-GaN enhanced device | |
| CN111146294B (en) | Schottky diode and preparation method thereof | |
| CN109037330A (en) | Semiconductor devices and preparation method thereof | |
| CN211045445U (en) | Vertical conduction gallium nitride power diode | |
| CN209804661U (en) | MOSFET device with silicon carbide double-side deep L-shaped base region structure | |
| CN119630006A (en) | Trench p-type gallium oxide junction barrier Schottky diode and preparation method thereof | |
| CN105957884A (en) | Split-gate gate trench structure and trench schottky diode and preparation method therefor | |
| CN116895531A (en) | Preparation method of silicon carbide field effect transistor and silicon carbide field effect transistor | |
| CN116682860A (en) | Surrounding gate channel silicon carbide field effect transistor and method of manufacturing the same | |
| CN110676308B (en) | Schottky Diode Fabrication Method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |