CN103200382B - The transmitting terminal of HDMI and the interactive communication method of receiving terminal - Google Patents
The transmitting terminal of HDMI and the interactive communication method of receiving terminal Download PDFInfo
- Publication number
- CN103200382B CN103200382B CN201210004958.9A CN201210004958A CN103200382B CN 103200382 B CN103200382 B CN 103200382B CN 201210004958 A CN201210004958 A CN 201210004958A CN 103200382 B CN103200382 B CN 103200382B
- Authority
- CN
- China
- Prior art keywords
- hdmi
- register
- terminals
- data
- communication
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000004891 communication Methods 0.000 title claims abstract description 35
- 238000000034 method Methods 0.000 title claims abstract description 13
- 230000002452 interceptive effect Effects 0.000 title claims abstract description 9
- 241001269238 Data Species 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 5
- 238000005516 engineering process Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Landscapes
- Communication Control (AREA)
- Information Transfer Systems (AREA)
Abstract
The invention discloses the interactive communication method of a kind of transmitting terminal of HDMI and receiving terminal, step one, increase by 6 communication mark positions in HDMI receiving terminals, this 6 communication mark positions can be stored in a register, can be also stored in multiple registers;Step 2, according to the data volume or message-length to be communicated, increases a data buffer, the length of the data buffer is 32 bytes or 16 bytes in receiving terminal;Step 3, the register and data buffer that include 6 communication mark positions are articulated in HDMI DDC buses, fill HDMI transmitting terminals perhaps and operation is written and read by HDMI DDC buses, HDMI receiving terminals by HDMI DDC buses, also can not be written and read operation to the register and data buffer;Step 4, the read-write rule of register and data buffer of the regulation with increased 6 communication marks position.The present invention can effectively improve communication speed, meet application demand.
Description
Technical field
The present invention relates to digital signal transmission field, more particularly to a kind of HDMI (HDMI) transmitting
End passes through HDMI DDC (HDMI DDC Data display with HDMI receiving terminals
Channel) the method that bus interacts communication.
Background technology
HDMI DDC are a slow data passages of HDMI, be mainly used in transmitting terminal read receiving terminal data or
Transmitting terminal writes data to receiving terminal, is a kind of unidirectional communication mode.Such as read EDID (extending display identification data) or
Read receiving terminal content of registers, when in use transmitting terminal be it is main, and receiving terminal be from.But in some cases may
Transmitting terminal is needed to carry out two-way alternate communication with receiving terminal, receiving terminal is also required to actively send message or data to transmitting terminal.
The content of the invention
The technical problem to be solved in the present invention is to provide the transmitting terminal of HDMI HDMI a kind of and reception
The interactive communication method at end, can effectively improve communication speed, meet application demand.
In order to solve the above technical problems, the friendship of the HDMI HDMI of present invention transmitting terminal and receiving terminal
Mutual communication method, adopts the following technical scheme that realization:
Step one, 6 communication mark positions are increased in HDMI receiving terminals, a register is stored in 6 communication mark positions
Or in multiple registers;
Step 2, according to the data volume or message-length to be communicated, a data buffer is increased in HDMI receiving terminals, long
Spend for 32 bytes or 16 bytes;
Step 3, the described register and data buffer that include 6 communication mark positions must all be articulated in HDMI
In DDC buses, it is allowed to which HDMI transmitting terminals are written and read operation to it by HDMI DDC buses;HDMI receiving terminals do not pass through HDMI
DDC buses, also can be written and read operation to the register and data buffer;
Step 4, regulation HDMI transmitting terminals and HDMI receiving terminals are to the register sum with 6 communication marks position
According to the read-write rule of buffer.
The method of the present invention, rationally using the design feature of HDMI DDC buses, using minimum interactive step, is completed
The interactive communication of HDMI transmitting terminals and HDMI receiving terminals;Communication speed can be effectively improved, application demand is met.
Brief description of the drawings
The present invention is further detailed explanation with embodiment below in conjunction with the accompanying drawings:
Fig. 1 is HDMI transmitting terminals couples schematic diagram with HDMI receiving terminals;
Fig. 2 is the read-write rule and the schematic diagram of communication mark in receiving terminal definition register;
Fig. 3 is the read-write rule and the schematic diagram of communication mark in receiving terminal definition register;
Fig. 4 is the interactive communication method flow diagram of HDMI transmitting terminals and receiving terminal.
Embodiment
Fig. 1 is the HDMI transmitting terminals couples schematic diagram with HDMI receiving terminals, in HDMI receiving terminals increases by 36 words
The register of the data buffer of section and 2 bytes, the register of two byte includes described 6 communication marks position.Data
Buffer and register are articulated in HDMI DDC buses, and HDMI transmitting terminals pass through data buffer storage described in HDMI DDC bus access
Device and register;HDMI receiving terminals need not can just access the data buffer and register by HDMI DDC buses.
Shown in Fig. 2, register is named as:HDMI_TX_STATUS, communication mark position is defined as follows:
Bit0:HDMI transmitting end datas run through mark;I.e. HDMI transmitting terminals by HDMI DDC buses from HDMI receiving terminals
Data buffer run through the flag bits of data (data run through mark).Wherein, 1 represent to run through mark, 0 represents not running through mark
Will.
Bit1:HDMI launches end data full scale will;I.e. HDMI transmitting terminals write data to HDMI by HDMI DDC buses
The flag bit (data full scale will) of the data buffer of receiving terminal.Wherein, 1 data full scale will is represented, 0 represents the non-full scale of data
Will.
Bit2:HDMI DDC buses (busy mark) whether are being read and write for the busy idle flag bits of HDMI, i.e. HDMI transmitting terminals.
Wherein, 1 busy mark is represented, 0 represents not busy mark
Shown in Fig. 3, register is named as:HDMI_RX_STATUS, communication mark position is defined as follows:
Bit0:HDMI receives end data and runs through mark;I.e. HDMI receiving terminals run through Data Labels position from data buffer
(data run through mark).Wherein, 1 represent to run through mark, 0 represents not running through mark.
Bit1:HDMI receives end data full scale will;I.e. HDMI receiving terminals write data to data buffer flag bit (data
Full scale will).Wherein, 1 data full scale will is represented, 0 represents data less than mark.
Bit2:It is whether the busy idle flag bits of HDMI, i.e. HDMI receiving terminals just (do and indicate) in read-write cache device.Wherein, 1
Busy mark, 0 represents not busy flag bit
In superincumbent description, Bit0, Bit1, Bit2 are respectively the 0th, the 1st, the 2nd of register.
With reference to shown in Fig. 4, with reference to specific embodiment, to the transmitting terminal of the HDMI HDMI with
The interactive communication method implementing procedure of receiving terminal is illustrated.
Embodiment one, HDMI transmitting terminals send data or the control flow of message comprises the following steps:
The register HDMI_TX_STATUS values that 1st step, transmitting terminal main controller write receiving terminal by HDMI DDC buses are
(Bit2 is that 0, Bit1 is that 1) 0, Bit0 is to 0x1.
The communication mark that 2nd step, transmitting terminal main controller pass through increased two registers of HDMI DDC bus poll receiving terminals
Will position.
If the 3rd step, HDMI transmitting terminals will send data or message to HDMI receiving terminals, register HDMI_RX_ is first checked
Whether STATUS is 0x1, if it is begins preparing for sending.Otherwise it is transferred to the 8th step.
The register HDMI_TX_STATUS that 4th step, HDMI transmitting terminals write receiving terminal be 0x04 (Bit2 is 1, and Bit1 is 0,
0) Bit0 is.
5th step, HDMI transmitting terminals write data or message by HDMI DDC buses the data buffer storage of HDMI receiving terminals
In device.
The register HDMI_TX_STATUS that 6th step, HDMI transmitting terminals write HDMI receiving terminals is that (Bit2 is 0, Bit1 to 0x02
It is 0) for 1, Bit0.
7th step, HDMI transmitting terminals start the register HDMI_RX_ of poll HDMI receiving terminals by HDMI DDC buses
STATUS values, are such as 0x1, then it represents that HDMI receiving terminals take out data, then return to the 1st step.
8th step, HDMI transmitting terminals receive data, when the value for finding register HDMI_RX_STATUS is 0x02, represent
HDMI receiving terminals are by DSR, and HDMI transmitting terminals write register HDMI_TX_STATUS for 0X04, and begin through
HDMI DDC buses read the data in the data buffer of HDMI receiving terminals.Then, the 1st step is returned.
Embodiment two, HDMI receiving terminals send the control flow of data or message, comprise the following steps:
It is that (Bit2 is that 0, Bit1 is that 1) 0, Bit0 is to 0x1 that step 1, HDMI receiving terminals, which write register HDMI_RX_STATUS,.
The communication mark position of step 2, increased two registers of HDMI receiving terminal main controller poll HDMI receiving terminals.
If step 3, HDMI receiving terminals will send data or message to HDMI transmitting terminals, register HDMI_TX_ is first checked
When whether STATUS value is 0x1, if it is begin preparing for sending.Otherwise it is transferred to step 8.
Step 4, HDMI receiving terminals write register HDMI_RX_STATUS for 0x04.
Step 5, HDMI receiving terminals write data or message in the data buffer of HDMI receiving terminals.
Step 6, HDMI receiving terminals write register HDMI_RX_STATUS for 0x02.
Step 7, HDMI receiving terminals start poll register HDMI_TX_STATUS value, are such as 1, then it represents that transmitting terminal is
Data are taken out, step 1 is returned to.
Step 8, HDMI receiving terminals receive data, when it is 0x2 to find register HDMI_TX_STATUS values, represent HDMI
Transmitting terminal has write the data to the data buffer of HDMI receiving terminals by HDMI DDC buses.HDMI receiving terminals start to read
The data of data buffer are taken, rear return to step 1 is run through.
HDMI receiving terminals and HDMI transmitting terminals send data or the control flow of message is not limited to above-described embodiment, on
State embodiment and be intended merely to facilitate and understand technical scheme.
The present invention is described in detail above by embodiment and embodiment, but these are not constituted pair
The limitation of the present invention.Without departing from the principles of the present invention, those skilled in the art can also make many deformations and change
Enter, these also should be regarded as protection scope of the present invention.
Claims (3)
1. a kind of transmitting terminal of HDMI and the interactive communication method of receiving terminal, it is characterised in that including such as
Lower step:
Step one, 6 communication mark positions are set in HDMI HDMI receiving terminals, 6 communication mark positions are deposited
It is placed in a register or multiple registers;
Step 2, according to the data volume or message-length to be communicated, one is set in HDMI HDMI receiving terminals
Individual data buffer, the length of the data buffer is 32 bytes or 16 bytes;
Step 3, HDMI is articulated in by the register and data buffer that include 6 communication mark positions
In DDC HDMI DDC buses, it is allowed to which HDMI HDMI transmitting terminals pass through many matchmakers of fine definition
Body interface DDC HDMI DDC buses are written and read operation, while HDMI HDMI receiving terminals are not
Operation can also be written and read by HDMI DDC HDMI DDC buses;
Step 4, regulation HDMI transmitting terminals and HDMI receiving terminals are slow to register and data with 6 communication marks position
The read-write rule of storage.
2. according to the method described in claim 1, it is characterised in that:The register can increase to be connect in high-definition multimedia
Mouth HDMI is received in chip, and EEPROM can also be used and is added in HDMI HDMI receiving terminal systems.
3. according to the method described in claim 1, it is characterised in that:6 communication marks position, including:The many matchmakers of fine definition
The busy mark of body interface HDMI transmitting terminals, HDMI HDMI transmitting end data full scale will, high-definition multimedia
Interface HDMI transmitting end datas run through mark, the busy mark of HDMI HDMI receiving terminals, high-definition multimedia
Interface HDMI receives end data full scale will, and HDMI HDMI receives end data and runs through mark.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210004958.9A CN103200382B (en) | 2012-01-09 | 2012-01-09 | The transmitting terminal of HDMI and the interactive communication method of receiving terminal |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201210004958.9A CN103200382B (en) | 2012-01-09 | 2012-01-09 | The transmitting terminal of HDMI and the interactive communication method of receiving terminal |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103200382A CN103200382A (en) | 2013-07-10 |
CN103200382B true CN103200382B (en) | 2017-10-31 |
Family
ID=48722724
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210004958.9A Expired - Fee Related CN103200382B (en) | 2012-01-09 | 2012-01-09 | The transmitting terminal of HDMI and the interactive communication method of receiving terminal |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN103200382B (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101536518A (en) * | 2006-11-07 | 2009-09-16 | 索尼株式会社 | Electronic device, control information transmission method, and control information reception method |
CN101611591A (en) * | 2007-12-14 | 2009-12-23 | 索尼株式会社 | Electronic installation and being used for is judged the method in the loop of electronic installation |
CN101785237A (en) * | 2007-07-30 | 2010-07-21 | 索尼公司 | Data transmission/reception system, data relay device, data reception device, data relay method, and data reception method |
CN202058137U (en) * | 2011-01-26 | 2011-11-30 | 江苏新创光电通信有限公司 | DDC (Direct Digital Control) /EDID (Extended Display Identification Data) data read memorizer |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20060280055A1 (en) * | 2005-06-08 | 2006-12-14 | Miller Rodney D | Laser power control and device status monitoring for video/graphic applications |
JP2008160804A (en) * | 2006-11-30 | 2008-07-10 | Matsushita Electric Ind Co Ltd | Data transfer apparatus and transfer control method |
US7817586B2 (en) * | 2007-08-16 | 2010-10-19 | Mediatek Inc. | High-speed digital interface transceiver and method of supplying bi-directional communication process on high-speed digital interface device |
US8527771B2 (en) * | 2007-10-18 | 2013-09-03 | Sony Corporation | Wireless video communication |
US20090259786A1 (en) * | 2008-04-10 | 2009-10-15 | Chu-Ming Lin | Data transfer system and method for host-slave interface with automatic status report |
US8437602B2 (en) * | 2008-09-01 | 2013-05-07 | Sony Corporation | Information processing apparatus and program |
US20100079236A1 (en) * | 2008-09-29 | 2010-04-01 | Kabushiki Kaisha Toshiba | Connection partner device control apparatus and connection partner device control method |
-
2012
- 2012-01-09 CN CN201210004958.9A patent/CN103200382B/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101536518A (en) * | 2006-11-07 | 2009-09-16 | 索尼株式会社 | Electronic device, control information transmission method, and control information reception method |
CN101785237A (en) * | 2007-07-30 | 2010-07-21 | 索尼公司 | Data transmission/reception system, data relay device, data reception device, data relay method, and data reception method |
CN101611591A (en) * | 2007-12-14 | 2009-12-23 | 索尼株式会社 | Electronic installation and being used for is judged the method in the loop of electronic installation |
CN202058137U (en) * | 2011-01-26 | 2011-11-30 | 江苏新创光电通信有限公司 | DDC (Direct Digital Control) /EDID (Extended Display Identification Data) data read memorizer |
Also Published As
Publication number | Publication date |
---|---|
CN103200382A (en) | 2013-07-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106910486B (en) | The method and system of display port is mapped on a wireless interface | |
US8549184B2 (en) | USB transaction translator with buffers and a bulk transaction method | |
US9554179B2 (en) | Method and apparatus for transmitting and receiving data using HDMI | |
CN105491369B (en) | A kind of VR video data processing systems | |
CN100533417C (en) | Data transmission method and direct memory access controller of system on chip | |
CN109446126B (en) | DSP and FPGA high-speed communication system and method based on EMIF bus | |
US9678904B2 (en) | PCI express data transmission | |
CN103200382B (en) | The transmitting terminal of HDMI and the interactive communication method of receiving terminal | |
CN105279123A (en) | Serial port conversion structure and method of dual-redundancy 1553B bus | |
CN102194436B (en) | DDC interface isolation protective circuit | |
CN104239247B (en) | SPI (Serial Peripheral Interface)-based register fast read-write method | |
CN102388359B (en) | Signal sequence preservation method and device | |
CN103500056A (en) | Display method and system for data transmission | |
US20070079015A1 (en) | Methods and arrangements to interface a data storage device | |
CN105550089B (en) | A kind of FC network frame head error in data method for implanting based on digital circuit | |
CN101876952B (en) | System and method for software and hardware interaction between host-side transport layer and application layer | |
US20120084485A1 (en) | Usb transaction translator and an isochronous-in transaction method | |
US10802558B2 (en) | Method for transmitting and receiving power by using HDMI and device therefor | |
CN108681516A (en) | The method for promoting MIPI protocol layer transmission speeds, the MIPI interface and computer readable storage medium quickly transmitted | |
CN103678230B (en) | A kind of extended method of low-speed USB devices peripheral interface end points | |
CN201004223Y (en) | Serial high-order connection technology interface host bridging device | |
CN102568118A (en) | USB (Universal Serial Bus) data download interface based on embedded POS (Point of Sales) machine | |
CN202196383U (en) | Device for transmitting touch line field coordinate data through DDC channel | |
CN202075971U (en) | DDC interface isolation protection circuit | |
CN104503928A (en) | Random memory circuit based on queue management |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20171031 Termination date: 20200109 |
|
CF01 | Termination of patent right due to non-payment of annual fee |