CN101853849A - Rectifier applied under high-temperature condition - Google Patents
Rectifier applied under high-temperature condition Download PDFInfo
- Publication number
- CN101853849A CN101853849A CN200910129868A CN200910129868A CN101853849A CN 101853849 A CN101853849 A CN 101853849A CN 200910129868 A CN200910129868 A CN 200910129868A CN 200910129868 A CN200910129868 A CN 200910129868A CN 101853849 A CN101853849 A CN 101853849A
- Authority
- CN
- China
- Prior art keywords
- doped region
- type doped
- conductivity type
- edge
- rectifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000002184 metal Substances 0.000 claims abstract description 47
- 239000004065 semiconductor Substances 0.000 claims abstract description 23
- 239000002019 doping agent Substances 0.000 claims description 21
- 239000000463 material Substances 0.000 claims 3
- 239000011248 coating agent Substances 0.000 claims 1
- 238000000576 coating method Methods 0.000 claims 1
- 239000000758 substrate Substances 0.000 abstract description 19
- 230000002093 peripheral effect Effects 0.000 abstract description 16
- 230000005684 electric field Effects 0.000 abstract description 13
- 238000009825 accumulation Methods 0.000 abstract description 6
- 230000035939 shock Effects 0.000 abstract description 2
- 150000002500 ions Chemical class 0.000 description 21
- 238000000034 method Methods 0.000 description 16
- 238000002955 isolation Methods 0.000 description 12
- 238000010586 diagram Methods 0.000 description 6
- 238000009826 distribution Methods 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- 238000005468 ion implantation Methods 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000012535 impurity Substances 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 230000000703 anti-shock Effects 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005538 encapsulation Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000002265 prevention Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Images
Landscapes
- Rectifiers (AREA)
Abstract
Description
技术领域technical field
本发明涉及一种应用于高温条件下的整流器,尤其涉及一种具有良好的耐冲击特性的整流器。The invention relates to a rectifier used under high temperature conditions, in particular to a rectifier with good impact resistance.
背景技术Background technique
随着半导体工艺技术能力不断向上提升,许多功率元件均大量采用二极管形式的组件,例如,PN结二极管(PN junction)就常应用于交流发电机系统中,做为整流二极管之用。PN结二极管的优点在于反向漏电流低;但其主要缺点在于顺向偏压(forward voltage;VF)较高,在正常运行条件下,顺向偏压约在1V左右,因此使得PN结二极管在应用上产生较多的能量浪费。With the continuous improvement of semiconductor process technology capabilities, many power components use a large number of components in the form of diodes. For example, PN junction diodes (PN junction) are often used in alternator systems as rectifier diodes. The advantage of the PN junction diode is that the reverse leakage current is low; but its main disadvantage is that the forward bias (forward voltage; VF) is high. Under normal operating conditions, the forward bias voltage is about 1V, so the PN junction diode More energy waste is generated in the application.
另外,萧基二极管(Schottky Diode)可视为另一种二极管元件之选择;而萧基二极管的优势在于其顺向偏压远小于PN结二极管;然而萧基二极管却会在反向运行时产生相当大的漏电流,因此,萧基二极管在高温环境的运行下,其高反向漏电是极大的缺点。In addition, a Schottky diode (Schottky Diode) can be regarded as another choice of diode components; the advantage of a Schottky diode is that its forward bias voltage is much smaller than that of a PN junction diode; however, a Schottky diode will generate Considerable leakage current, therefore, the high reverse leakage of Schottky diodes is a great disadvantage under the operation of high temperature environment.
发明内容Contents of the invention
本发明设计合理且有效改善上述缺陷,可兼具上述两种二极管的优点,以补偿两者在运行上的问题,同时更提出整流器上的改良,以加强二极管对于反向突波的耐冲击特性。The invention has a reasonable design and effectively improves the above-mentioned defects. It can combine the advantages of the above two diodes to compensate for the problems in the operation of the two. At the same time, it also proposes an improvement on the rectifier to strengthen the diode's impact resistance to reverse surges. .
本发明的主要目的,在于提供一种应用于高温条件下的整流器及其制造方法,该整流器具有低顺向电压、低漏电流的特性,使其应用于高温条件下可具有较高的运行效率;再者,该整流器的周围具有减少电场累积的结构,使其具有良好的反向突波的耐冲击特性。The main purpose of the present invention is to provide a rectifier used under high temperature conditions and its manufacturing method. The rectifier has the characteristics of low forward voltage and low leakage current, so that it can have higher operating efficiency under high temperature conditions ; Furthermore, the rectifier has a structure that reduces the accumulation of electric field, so that it has good anti-shock characteristics of reverse surge.
为了达成上述的目的,本发明提供一种应用于高温条件下的整流器,包括:一导电型半导体基材;一导电型外延层,其位于该导电型半导体基材上;多个导电型掺杂区域,其成形于该导电型外延层中;一边缘导电型掺杂区域,其成形于该导电型外延层中且围绕所述多个导电型掺杂区域;至少一外缘导电型掺杂区域,其成形于该导电型外延层中且围绕该边缘导电型掺杂区域;一第一金属层,其设置于该导电型外延层上,该第一金属层全面地覆盖于所述多个导电型掺杂区域,该第一金属层接触该边缘导电型掺杂区域的一部分,且该第一金属层的形状对应该边缘导电型掺杂区域的形状;以及一个相对于该第一金属层的第二金属层,其设置于该导电型半导体基材的背面。In order to achieve the above object, the present invention provides a rectifier applied under high temperature conditions, comprising: a conductive semiconductor substrate; a conductive epitaxial layer located on the conductive semiconductor substrate; a plurality of conductive doped a region formed in the conductivity type epitaxial layer; an edge conductivity type doped region formed in the conductivity type epitaxial layer and surrounding the plurality of conductivity type doped regions; at least one outer edge conductivity type doped region , which is formed in the conduction type epitaxial layer and surrounds the edge conduction type doped region; a first metal layer, which is arranged on the conduction type epitaxial layer, and the first metal layer completely covers the plurality of conductive type doped region, the first metal layer contacts a part of the edge conduction type doped region, and the shape of the first metal layer corresponds to the shape of the edge conduction type doped region; and a relative to the first metal layer The second metal layer is arranged on the back of the conductive semiconductor substrate.
本发明具有以下有益的效果:本发明提出的整流器,其同时具有低顺向电压(VF)及低逆向漏电流的特性,故可适用于高温的运行环境;另外,为了提高元件的耐冲击特性,该整流器的周围具有可减少电场累积的结构,因此可大幅改善元件损坏的情况。The present invention has the following beneficial effects: the rectifier proposed by the present invention has the characteristics of low forward voltage (VF) and low reverse leakage current at the same time, so it can be applied to high-temperature operating environments; in addition, in order to improve the impact resistance of components , the rectifier has a structure that can reduce electric field accumulation around the rectifier, so it can greatly improve the damage of components.
为使能更进一步了解本发明的特征及技术内容,请参阅以下有关本发明的详细说明与附图,然而附图仅提供参考与说明用,并非用来对本发明加以限制。In order to further understand the features and technical content of the present invention, please refer to the following detailed description and drawings related to the present invention. However, the drawings are provided for reference and illustration only, and are not intended to limit the present invention.
附图说明Description of drawings
图1为本发明的整流器的俯视图。Fig. 1 is a top view of the rectifier of the present invention.
图1A为图1的A-A′的剖视图。FIG. 1A is a cross-sectional view along line A-A' of FIG. 1 .
图1B为图1的B-B′的剖视图。FIG. 1B is a cross-sectional view along line B-B' of FIG. 1 .
图1C为本发明的整流器的第二实施例的示意图。FIG. 1C is a schematic diagram of a second embodiment of the rectifier of the present invention.
图1D为本发明的整流器的第三实施例的示意图。FIG. 1D is a schematic diagram of a third embodiment of the rectifier of the present invention.
图2至图2G为本发明的整流器的制作流程图。2 to 2G are flow charts of the fabrication of the rectifier of the present invention.
图3为本发明的整流器的第四实施例的示意图。FIG. 3 is a schematic diagram of a fourth embodiment of the rectifier of the present invention.
图3A为本发明的整流器的第五实施例的示意图。FIG. 3A is a schematic diagram of a fifth embodiment of the rectifier of the present invention.
图4为本发明的整流器的第六实施例的示意图。FIG. 4 is a schematic diagram of a sixth embodiment of the rectifier of the present invention.
图4A为本发明的整流器的第七实施例的示意图。FIG. 4A is a schematic diagram of a seventh embodiment of the rectifier of the present invention.
上述附图中的附图标记说明如下:The reference numerals in the above-mentioned accompanying drawings are explained as follows:
1 整流器1 rectifier
10 导电型半导体基材10 Conductive semiconductor substrate
10A 中心区10A Central District
10B 边缘区10B Marginal zone
10C 外缘区10C Outer zone
10D 切割道10D cutting lane
11 导电型外延层11 Conductive epitaxial layer
12A 导电型掺杂区域12A conductivity type doped region
12B 边缘导电型掺杂区域12B edge conduction type doped region
12B′ 高浓度的边缘导电型掺杂区域12B' high-concentration edge-conduction doped region
12B″ 低浓度的边缘导电型掺杂区域12B″ low-concentration edge conduction type doped region
12C 外缘导电型掺杂区域12C Outer conductive type doped region
12C′ 高浓度的外缘导电型掺杂区域12C' high-concentration peripheral conductivity type doping region
12C″ 低浓度的外缘导电型掺杂区域12C″ low-concentration peripheral conductivity type doped region
12 第一金属层12 first metal layer
14 隔离层14 isolation layer
15 第二金属层15 second metal layer
20 光致抗蚀剂20 photoresist
R 圆弧状的角落R rounded corners
具体实施方式Detailed ways
请参阅图1,本发明提供一种应用于高温条件下的整流器1,整流器1具有在高温运行条件下的高效率以及在高反向电压运行时具有高可靠度的功效,整流器1包括一导电型半导体基材10、导电型外延层11、多个导电型掺杂区域12A、一边缘导电型掺杂区域12B、至少一外缘导电型掺杂区域12C、一第一金属层13、以及一第二金属层15(请同时参阅图1A及图1B)。Please refer to Fig. 1, the present invention provides a kind of
图1显示本发明的具体实施例,其中导电型半导体基材10为一N型的半导体基材,导电型外延层11也为一N型外延层,且根据掺杂浓度的不同,导电型半导体基材10以N+来表示,而导电型外延层11则以N来表示。另一方面,导电型掺杂区域12A、边缘导电型掺杂区域12B、外缘导电型掺杂区域12C则均为一P+掺杂区域。Fig. 1 shows a specific embodiment of the present invention, wherein conduction
请再参考图1,并配合图1A,其为图1的A-A′的剖视图,导电型外延层11成形于导电型半导体基材10上,而所述多个导电型掺杂区域12A则成形于导电型外延层11中,所述多个导电型掺杂区域12A为分布于导电型外延层11中的P型岛区域,所述多个导电型掺杂区域12A的形状可为四边形(例如矩形)、圆形或六边形,且导电型掺杂区域12A被一第一金属层13所覆盖,因此整流器1可通过第一金属层13所形成的低萧基屏障(low schottkybarrier),以使得整流器1具有低顺向电压(VF)的特性。Please refer to FIG. 1 again, and in conjunction with FIG. 1A, which is a cross-sectional view of A-A' in FIG. In the conduction type
另一方面,导电型外延层11与所述多个导电型掺杂区域12A的结构可以形成相当于PN结二极管的反向电压运行的漏电特性,也即整流器1具有相当低的漏电流,使得本发明的整流器1相当适合用于高温的运行环境,简言之,本发明的整流器1为一种低压、低逆向漏电流的整流器。On the other hand, the structure of the conductivity type
再者,请参考图1、图1B(为图1的B-B′的剖视图)及图1C,其中导电型外延层11中更包括有一边缘导电型掺杂区域12B及至少一个外缘导电型掺杂区域12C,边缘导电型掺杂区域12B围绕所述多个导电型掺杂区域12A,也即导电型掺杂区域12A设置于边缘导电型掺杂区域12B的内侧,且第一金属层13则接触边缘导电型掺杂区域12B的一部分,换言之,第一金属层13的外缘会向外延伸出所述多个导电型掺杂区域12A的区域,以和围绕于所述多个导电型掺杂区域12A外侧的边缘导电型掺杂区域12B相接触,而第一金属层13与边缘导电型掺杂区域12B的接触区域可依据实际的工艺进行调整,第一金属层13至少覆盖一部分的边缘导电型掺杂区域12B,例如第一金属层13可覆盖边缘导电型掺杂区域12B的面积的一部分或是全部,最佳为边缘导电型掺杂区域12B的面积的二分之一。第一金属层13与边缘导电型掺杂区域12B进行电性接触可减少累积于整流器1边缘的电场,以避免过高的电场使得整流器1损坏。Furthermore, please refer to FIG. 1, FIG. 1B (the cross-sectional view of B-B' in FIG. 1) and FIG. 1C, wherein the conductivity
其中图1B显示仅有一个外缘导电型掺杂区域12C,其尺寸可以是工艺最小线宽;而图1C则显示有两个外缘导电型掺杂区域12C的结构,每一个外缘导电型掺杂区域12C的尺寸同样为工艺最小线宽;图1D则显示一个较宽的外缘导电型掺杂区域12C,其尺寸为工艺最小线宽的两倍以上,换言之,本发明所提出的整流器1可依实际的情况调整外缘导电型掺杂区域12C的数量、尺寸。1B shows that there is only one doped
边缘导电型掺杂区域12B的外观形式也必须进一步考虑,以避免电场累积的问题导致元件的损坏,以本实施例来说,边缘导电型掺杂区域12B具有四边形的形状,且四边形的边缘导电型掺杂区12B具有非直角的角落(corner),以避免电场在直角的位置上场产生电场累积,而为了光掩模设计等考虑,本实施例中的四边形的边缘导电型掺杂区12B具有圆弧状的角落R,但不以上述为限,例如边缘导电型掺杂区12B可为六边形的形式,而每一个角落也可设计成圆弧状,同样可避免电场累积对元件的影响。另外,第一金属层13的外观最佳地对应于边缘导电型掺杂区12B,换言之,第一金属层13可为四边形或六边形,且第一金属层13同样具有圆弧状(或非直角)的角落R,也即从俯视图观看,边缘导电型掺杂区12B与第一金属层13具有圆弧状的角落R。The appearance of the edge conduction type doped
另一方面,外缘导电型掺杂区域12C成形于导电型外延层11中且围绕边缘导电型掺杂区域12B,外缘导电型掺杂区域12C并未与第一金属层13接触,请参考图1B,一隔离层14覆盖在外缘导电型掺杂区域12C上,以及未被第一金属层13接触的边缘导电型掺杂区域12B,而外缘导电型掺杂区域12C的外型也对应于边缘导电型掺杂区域12B,也即其具有圆弧状(或非直角)的角落,外缘导电型掺杂区域12C的功能在于提供一种较为平缓的电场分布,同样可在反向电流运行的情况下,提供保护整流器1的功能;再者,外缘导电型掺杂区域12C的数量(如图1B、图1C)及尺寸宽度(如图1D)均可依照应用面的需求进行调整,以期提供更为平缓的电场分布。综合上述的结构,本发明的特征在于加强防止反向突波对于整流器1的冲击(Reversesurge),而本发明利用第一金属层13接触边缘导电型掺杂区12B的一部分、圆弧状角落的结构设计、以及外缘导电型掺杂区域12C的设置等结构,以降低反向运行时对于元件边缘的损坏现象。On the other hand, the outer conduction type doped
再者,导电型外延层11上的隔离层14,其覆盖于外缘导电型掺杂区域12C及边缘导电型掺杂区域12B的一部分(请注意图1中并未绘制出隔离层14),隔离层14主要避免后续的封装工艺使外缘导电型掺杂区域12C导通;而导电型半导体基材10的背面更成形有一第二金属层15,第二金属层15主要作为电极之用。Moreover, the
以下将详细说明上述整流器1的制作流程,请参考图2至图2G:The manufacturing process of the above-mentioned
步骤(a)提供一导电型半导体基材10,请参考图2。在本实施例中,导电型半导体基材10为一N+型的半导体基材,且为了方便说明,导电型半导体基材10区分为中心区10A、边缘区10B、外缘区10C、及切割道10D。Step (a) provides a
步骤(b)形成一导电型外延层11于导电型半导体基材10上,请参考图2。在本实施例中,导电型外延层11也为一N型外延层。In step (b), a
步骤(c)形成多个导电型掺杂区域12A、一边缘导电型掺杂区域12B及至少一个外缘导电型掺杂区域12C于导电型外延层11中,请参考图2A。接着利用光致抗蚀剂20,分别将导电型掺杂区域12A定义于中心区10A(图2A中仅绘制一个导电型掺杂区域12A),边缘导电型掺杂区域12B定义于边缘区10B,外缘导电型掺杂区域12C定义于外缘区10C,而在本步骤中,所述多个P+型掺杂离子可利用离子注入等技术注入于导电型外延层11中边缘导电型掺杂区域外缘导电型掺杂区域边缘导电型掺杂区域。Step (c) forming a plurality of conductive type doped
另外,外缘导电型掺杂区域12C成形于导电型外延层11中且围绕边缘导电型掺杂区域12B,其同样具有圆弧状(或非直角)的角落,外缘导电型掺杂区域12C的功能在于提供一种较为平缓的电场分布,同样可在反向电流运行的情况下,提供保护整流器1的功能;再者,外缘导电型掺杂区域12C的数量及宽度均可依照应用面的需求进行调整,以提供更为平缓的电场分布。In addition, the outer conductive type doped
步骤(d)形成一隔离层14于导电型外延层11上,请参考图2C及图2D。隔离层14覆盖于外缘导电型掺杂区域12C及边缘导电型掺杂区域12B的一部分。在此步骤中,先利用氧化步骤成形一氧化物层(即隔离层14),且同时可利用高温将上述的P+型掺杂离子推至一预定深度;接着隔离层14形成于导电型外延层11上,并覆盖外缘导电型掺杂区域12C及边缘导电型掺杂区域12B的一部分。In step (d), an
步骤(e)形成一第一金属层13,请参考图2E及图2F。在此步骤中,先利用金属工艺形成一第一金属层13于导电型外延层11及隔离层14上,第一金属层13全面地覆盖于导电型掺杂区域12A,且接触于边缘导电型掺杂区域12B的未被隔离层14覆盖的部分,而第一金属层13会跨接于隔离层14上方,以避免裸露出边缘导电型掺杂区域12B。换言之,第一金属层13的外缘会向外延伸出导电型掺杂区域12A的区域,以和围绕于导电型掺杂区域12A外侧的边缘导电型掺杂区域12B相接触,而第一金属层13与边缘导电型掺杂区域12B的接触区域可依据实际的工艺进行调整,例如第一金属层13可覆盖边缘导电型掺杂区域12B的面积的一部分或是全部,最佳为边缘导电型掺杂区域12B的面积的二分之一。Step (e) forms a
步骤(e)形成一第二金属层15于导电型半导体基材10的背面,请参考图2G。而若考虑到导电型半导体基材10的厚度,在成形第二金属层15的步骤之前,更可进行一薄化步骤,以薄化导电型半导体基材10的厚度。Step (e) forming a
通过上述步骤,即可完成上述的应用于高温条件下的整流器1,整流器1为一种低压、低逆向漏电流的二极管,且其具有周围特性的改善,以加强防止反向突波对于整流器1的冲击。Through the above steps, the above-mentioned
请参考图3,其为本发明的整流器1的第四实施例。第二实施例与第一实施例不同之处在于边缘导电型掺杂区域12B及外缘导电型掺杂区域12C的特征。在本实施例中,外缘导电型掺杂区域12C的掺杂离子浓度均小于每一导电型掺杂区域12A与边缘导电型掺杂区域12B的掺杂离子浓度,且外缘导电型掺杂区域12C的掺杂离子深度均大于每一导电型掺杂区域12A与边缘导电型掺杂区域12B的掺杂离子深度,换言之,导电型掺杂区域12A与边缘导电型掺杂区域12B为P+区域,且其掺杂深度较浅;而外缘导电型掺杂区域12C为P-区域,且其掺杂深度较深。Please refer to FIG. 3 , which is a fourth embodiment of the
请参考图3A,其为本发明的整流器1的第五实施例。在本实施例中,边缘导电型掺杂区域12B与外缘导电型掺杂区域12C的掺杂离子浓度均小于每一导电型掺杂区域12A的掺杂离子浓度,且边缘导电型掺杂区域12B与外缘导电型掺杂区域12C的掺杂离子深度均大于每一导电型掺杂区域12A的掺杂离子深度。而本实施例的结构可依照以下工艺所制作,利用高能量的离子注入,直接将掺杂浓度较低(P-)的掺杂离子推至导电型外延层11中比较深的位置,以形成边缘导电型掺杂区域12B及外缘导电型掺杂区域12C;接着,将掺杂浓度较高(P+)的掺杂离子植入导电型外延层11中,以形成导电型掺杂区域12A,且使每一的导电型掺杂区域12A的掺杂深度小于边缘导电型掺杂区域12B及外缘导电型掺杂区域12C的掺杂深度。Please refer to FIG. 3A , which is a fifth embodiment of the
另外,第五实施例的结构也可用下列的工艺所制作:首先将掺杂浓度较低(即P-)的掺杂离子植入导电型外延层11中,并利用高温将掺杂离子推至较深的位置,以形成边缘导电型掺杂区域12B及外缘导电型掺杂区域12C;接着,将掺杂浓度较高(P+)的掺杂离子植入导电型外延层11中,以形成所述多个导电型掺杂区域12A,且使每一个导电型掺杂区域12A的掺杂深度小于边缘导电型掺杂区域12B及外缘导电型掺杂区域12C的掺杂深度。In addition, the structure of the fifth embodiment can also be produced by the following process: first, implant dopant ions with a lower doping concentration (i.e. P-) into the
简言之,本发明也可利用两道次的光掩模设计,以形成不同掺杂浓度、不同掺杂深度的导电型掺杂区域12A与边缘导电型掺杂区域12B及外缘导电型掺杂区域12C;然而其余的工艺步骤则可参考第一实施例。In short, the present invention can also utilize two-pass photomask design to form the conduction type doped
请参考图4,其为本发明的整流器1的第六实施例。第六实施例与上述实施例不同之处同样在于边缘导电型掺杂区域12B及外缘导电型掺杂区域12C的特征。在本实施例中,边缘导电型掺杂区域12B与导电型掺杂区域12A为P+区域,而外缘导电型掺杂区域12C包括一高浓度的外缘导电型掺杂区域12C′与一包覆高浓度的外缘导电型掺杂区域12C′的低浓度的外缘导电型掺杂区域12C″。Please refer to FIG. 4 , which is a sixth embodiment of the
请参考图4A,其为本发明的整流器1的第七实施例。在本实施例中,边缘导电型掺杂区域12B包括一高浓度的边缘导电型掺杂区域12B′与一包覆高浓度的边缘导电型掺杂区域12B′的低浓度的边缘导电型掺杂区域12B″,且外缘导电型掺杂区域12C包括一高浓度的外缘导电型掺杂区域12C′与一包覆高浓度的外缘导电型掺杂区域12C′的低浓度的外缘导电型掺杂区域12C″。Please refer to FIG. 4A , which is a seventh embodiment of the
而本实施例的结构可依照以下工艺所制作:利用高能量的离子注入,将掺杂浓度较低(P-)的掺杂离子推至导电型外延层11中比较深的位置,以形成一低浓度的边缘导电型掺杂区域12B″及一低浓度的外缘导电型掺杂区域12C″;接着,将掺杂浓度较高(P+)的掺杂离子注入导电型外延层11中,以形成所述多个导电型掺杂区域12A、一高浓度的边缘导电型掺杂区域12B′及一高浓度的外缘导电型掺杂区域12C′,高浓度的边缘导电型掺杂区域12B′成形于低浓度的边缘导电型掺杂区域12B″之中,以建构成边缘导电型掺杂区域12B;且高浓度的外缘导电型掺杂区域12C′成形于低浓度的外缘导电型掺杂区域12C″之中,以建构成外缘导电型掺杂区域12C。However, the structure of this embodiment can be fabricated according to the following process: high-energy ion implantation is used to push dopant ions with a lower doping concentration (P-) to a relatively deep position in the
另外,第七实施例的结构也可用下列的工艺所制作:将掺杂浓度较低(P-)的掺杂离子注入导电型外延层11中,并利用高温将掺杂离子推至较深的位置,以形成一低浓度的边缘导电型掺杂区域12B″及一低浓度的外缘导电型掺杂区域12C″;接着,将掺杂浓度较高(P+)的掺杂离子注入导电型外延层11中,以形成导电型掺杂区域12A、一高浓度的边缘导电型掺杂区域12B′及一高浓度的外缘导电型掺杂区域12C′,高浓度的边缘导电型掺杂区域12B′成形于低浓度的边缘导电型掺杂区域12B″之中,以建构成边缘导电型掺杂区域12B;且高浓度的外缘导电型掺杂区域12C′成形于低浓度的外缘导电型掺杂区域12C″之中,以建构成外缘导电型掺杂区域12C。In addition, the structure of the seventh embodiment can also be produced by the following process: implanting dopant ions with a lower doping concentration (P-) into the
因此,第七实施例也是利用两道次的光掩模,使边缘导电型掺杂区域12B及外缘导电型掺杂区域12C具有高浓度及低浓度的掺杂离子。而通过掺杂浓度及掺杂深度的变化,本发明的整流器1更可加强元件边缘对于反向突波的耐冲击特性;然而本实施例中的其他工艺步骤则可参考第一实施例。Therefore, the seventh embodiment also utilizes two photomasks to make the edge conduction type doped
综上所述,本发明具有下列优点:整流器1可以提供在高温条件下的高效率运行,而高效率源自低压(low VF)的运行特性,例如整流器1在100安培的顺向电流时,具有0.25至0.7伏特的顺向电压,另外,整流器1在室温所测量的逆向漏电流(IR)更小于等于100nA(最佳在40nA左右),使其可适用于高温的运行环境,例如可应用于125℃以上(125℃至225℃)的高温环境,如应用于汽车的供电系统,例如交流发电机系统。再者,本发明更利用边缘导电型掺杂区域12B及外缘导电型掺杂区域12C的结构,以提高整流器1在周围部分对于反向突波的耐冲击特性。In summary, the present invention has the following advantages: the
以上所述仅为本发明的较佳实施例,非意欲局限本发明的权利要求,故举凡运用本发明说明书及附图内容所为的等效变化,均同理皆包含于本发明的权利要求范围内。The above descriptions are only preferred embodiments of the present invention, and are not intended to limit the claims of the present invention. Therefore, all equivalent changes made by using the description of the present invention and the contents of the accompanying drawings are all included in the claims of the present invention. within range.
Claims (9)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910129868A CN101853849A (en) | 2009-03-30 | 2009-03-30 | Rectifier applied under high-temperature condition |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910129868A CN101853849A (en) | 2009-03-30 | 2009-03-30 | Rectifier applied under high-temperature condition |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101853849A true CN101853849A (en) | 2010-10-06 |
Family
ID=42805223
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200910129868A Pending CN101853849A (en) | 2009-03-30 | 2009-03-30 | Rectifier applied under high-temperature condition |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101853849A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106537212A (en) * | 2014-07-23 | 2017-03-22 | 赫普塔冈微光有限公司 | Photoemitter and photodetector modules including vertical alignment features |
-
2009
- 2009-03-30 CN CN200910129868A patent/CN101853849A/en active Pending
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106537212A (en) * | 2014-07-23 | 2017-03-22 | 赫普塔冈微光有限公司 | Photoemitter and photodetector modules including vertical alignment features |
| US10566363B2 (en) | 2014-07-23 | 2020-02-18 | Heptagon Micro Optics Pte. Ltd. | Light emitter and light detector modules including vertical alignment features |
| CN106537212B (en) * | 2014-07-23 | 2021-03-16 | 赫普塔冈微光有限公司 | Light Emitter and Light Detector Modules Including Vertical Alignment Features |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8749014B2 (en) | Schottky diodes with dual guard ring regions and associated methods | |
| KR101955055B1 (en) | Power semiconductor device and method of fabricating the same | |
| JP6026418B2 (en) | Bipolar non-punch-through power semiconductor device | |
| EP1394860A2 (en) | Power devices with improved breakdown voltages | |
| US8421179B2 (en) | Schottky diode with high antistatic capability | |
| US10062746B2 (en) | Semiconductor rectifier and manufacturing method thereof | |
| JP7720357B2 (en) | Feeder design with high current capacity | |
| CN111192871B (en) | Transistor structure for electrostatic protection and method of making the same | |
| US8686515B2 (en) | Double-groove bidirectional vertical component | |
| JP2008172165A (en) | Semiconductor device | |
| JP2018133493A (en) | Semiconductor device | |
| CN101853849A (en) | Rectifier applied under high-temperature condition | |
| CN216054719U (en) | Semiconductor structure | |
| KR102424762B1 (en) | Schottky barrier diode and method of manufacturing the schottky barrier diode | |
| JP4003277B2 (en) | Manufacturing method of Schottky barrier diode | |
| CN107946350A (en) | A kind of semiconductor device and its manufacture method with substrate buried regions | |
| CN112951922A (en) | SiC power MOSFET device integrated with ESD and preparation method | |
| KR101667669B1 (en) | Schottky barrier diode and method for manufacturing the diode | |
| TW201513229A (en) | Method of manufacturing junction barrier schottky diode and structure thereof | |
| US20100224953A1 (en) | Rectifier applicable in high temperature condition | |
| TWI837700B (en) | MERGED PiN SCHOTTKY (MPS) DIODE AND METHOD OF MANUFACTURING THE SAME | |
| US9190470B2 (en) | Semiconductor device which suppresses fluctuations in breakdown voltage | |
| CN103383968A (en) | Interface charge compensation Schottky semiconductor device and manufacturing method for same | |
| CN101901840B (en) | Schottky diode device and manufacturing method thereof | |
| JP3653969B2 (en) | Manufacturing method of Schottky barrier diode |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20101006 |