[go: up one dir, main page]

CA1278100C - Dispositif et methode pour determiner le temps de stabilisation d'un bus de systeme de traitement de donnees - Google Patents

Dispositif et methode pour determiner le temps de stabilisation d'un bus de systeme de traitement de donnees

Info

Publication number
CA1278100C
CA1278100C CA000528363A CA528363A CA1278100C CA 1278100 C CA1278100 C CA 1278100C CA 000528363 A CA000528363 A CA 000528363A CA 528363 A CA528363 A CA 528363A CA 1278100 C CA1278100 C CA 1278100C
Authority
CA
Canada
Prior art keywords
system bus
data processing
processing units
bus
logic signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA000528363A
Other languages
English (en)
Inventor
John F. Henry Jr., (Deceased)
Robert E. Stewart
James B. Keller
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Digital Equipment Corp
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Application granted granted Critical
Publication of CA1278100C publication Critical patent/CA1278100C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4063Device-to-bus coupling
    • G06F13/4068Electrical coupling
    • G06F13/4072Drivers or receivers
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
  • Multi Processors (AREA)
CA000528363A 1986-01-29 1987-01-28 Dispositif et methode pour determiner le temps de stabilisation d'un bus de systeme de traitement de donnees Expired - Fee Related CA1278100C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US82377486A 1986-01-29 1986-01-29
US823,774 1986-01-29

Publications (1)

Publication Number Publication Date
CA1278100C true CA1278100C (fr) 1990-12-18

Family

ID=25239674

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000528363A Expired - Fee Related CA1278100C (fr) 1986-01-29 1987-01-28 Dispositif et methode pour determiner le temps de stabilisation d'un bus de systeme de traitement de donnees

Country Status (7)

Country Link
EP (1) EP0290472A1 (fr)
JP (1) JPH01501426A (fr)
AU (1) AU7033687A (fr)
CA (1) CA1278100C (fr)
ES (1) ES2002950A6 (fr)
IL (1) IL81423A (fr)
WO (1) WO1987004827A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2657740A1 (fr) * 1990-01-26 1991-08-02 Sgs Thomson Microelectronics Procede et circuit de commande d'un bus de sortie de circuit integre.
US6188249B1 (en) * 1998-06-30 2001-02-13 Sun Microsystems, Inc. Asymmetric arbiter with fast signal path
US7203779B2 (en) * 2002-01-30 2007-04-10 Stmicroelectronics, Inc. Fast turn-off slow turn-on arbitrator for reducing tri-state driver power dissipation on a shared bus

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4186379A (en) * 1977-04-28 1980-01-29 Hewlett-Packard Company High-speed data transfer apparatus
US4249093A (en) * 1978-09-06 1981-02-03 Lockheed Electronics Co., Inc. Multiple request arbitration circuit

Also Published As

Publication number Publication date
ES2002950A6 (es) 1988-10-01
AU7033687A (en) 1987-08-25
IL81423A (en) 1991-06-10
WO1987004827A1 (fr) 1987-08-13
IL81423A0 (en) 1987-08-31
EP0290472A1 (fr) 1988-11-17
JPH01501426A (ja) 1989-05-18

Similar Documents

Publication Publication Date Title
US5996037A (en) System and method for arbitrating multi-function access to a system bus
US7174552B2 (en) Method of accessing a resource by a process based on a semaphore of another process
US5519837A (en) Pseudo-round-robin arbitration for a shared resource system providing fairness and high throughput
US4384323A (en) Store group bus allocation system
CA1231178A (fr) Methode d'arbitrage d'acces
KR920004403B1 (ko) 인터럽트제어장치
AU655684B2 (en) Semaphore mechanism for a data processing system
CA1275328C (fr) Dispositif et methode pour repondre a une interruption dans un echange de signaux entre les sous-systemes d'un systeme de traitement de donnees
CA1164573A (fr) Controleur d'arbitrage permettant a plusieurs unites centrales de traitement d'avoir acces a une ressource commune
WO1982002440A1 (fr) Arbitre de bus synchrone
JPS6015765A (ja) 共通バスのアクセス制御システム
KR100847366B1 (ko) 컴퓨터 시스템에서 다중-레벨 인터럽트 방식을 구현하기위한 시스템 및 방법
US5473762A (en) Method and system for pipelining bus requests
CA1278100C (fr) Dispositif et methode pour determiner le temps de stabilisation d'un bus de systeme de traitement de donnees
US6347352B1 (en) Computer system having a plurality of bus agents coupled to bus requesters wherein each bus agent includes an internal arbiter that selects one of the bus requests
US4514728A (en) Store group bus allocation system
CA1149040A (fr) Controleur d'arbitrage donnant acces a une ressource commune a plusieurs unites centrales
JPH10177544A (ja) 1次装置および2次装置に対するデータ・バスの許可を平等にする方法および装置
US5029076A (en) Apparatus and method for providing a settling time cycle for a system bus in a data processing system
EP0425181B1 (fr) Circuit de préférence pour un système calculateur
US5898847A (en) Bus arbitration method and appparatus for use in a multiprocessor system
EP0432463B1 (fr) Système d'arbitrage distribué équitable pour accès à un bus de communication de données
KR100694086B1 (ko) 멀티 마스터 버스 시스템에서 우선순위 조정 방법 및우선순위조정 기능을 구비한 중재기
KR100606701B1 (ko) 계층적 구조의 중재 시스템 및 이를 이용한 중재 방법
JP2000029820A (ja) バス間制御方法ならびに装置

Legal Events

Date Code Title Description
MKLA Lapsed