[go: up one dir, main page]

BRPI0813854A2 - esquema para empacotar e conectar variáveis em sistemas gráficos - Google Patents

esquema para empacotar e conectar variáveis em sistemas gráficos

Info

Publication number
BRPI0813854A2
BRPI0813854A2 BRPI0813854-0A BRPI0813854A BRPI0813854A2 BR PI0813854 A2 BRPI0813854 A2 BR PI0813854A2 BR PI0813854 A BRPI0813854 A BR PI0813854A BR PI0813854 A2 BRPI0813854 A2 BR PI0813854A2
Authority
BR
Brazil
Prior art keywords
variables
packaging
schema
variations
packaging process
Prior art date
Application number
BRPI0813854-0A
Other languages
English (en)
Inventor
Jiao Guofang
V. Bourd Alexei
Yu Chun
Chen Lingjun
Du Yun
Original Assignee
Qualcomm Incorporated
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=39940557&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=BRPI0813854(A2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Qualcomm Incorporated filed Critical Qualcomm Incorporated
Publication of BRPI0813854A2 publication Critical patent/BRPI0813854A2/pt
Publication of BRPI0813854B1 publication Critical patent/BRPI0813854B1/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/60—Memory management
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T15/00—3D [Three Dimensional] image rendering
    • G06T15/005—General purpose rendering architectures

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Graphics (AREA)
  • Image Generation (AREA)
  • Devices For Executing Special Programs (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Complex Calculations (AREA)

Abstract

esquema para empacotar e conectar variáveis em sistemas gráficos. um dispositivo sem fio que realiza um processo de empacotamento de compilador de primeiro nível e um processo de empacotamento em hardware de segundo nível em variações. o processo de empacotamento de compilador empacota duas ou mais variáveis de sombreador (variações ou atributos) cuja soma de componentes é igual a m em um registro de vetor m-dimensional (mo) compartilhado. o empacotamento em hardware consecutivamente empacota m componentes das variáveis de sombreador (variações ou atributos) e qualquer uma das variáveis restantes em um cache de vértice ou outro meio de armazenamento.
BRPI0813854A 2007-07-30 2008-07-30 esquema para empacotar e conectar variáveis em sistemas gráficos BRPI0813854B1 (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/830,667 2007-07-30
US11/830,667 US8355028B2 (en) 2007-07-30 2007-07-30 Scheme for varying packing and linking in graphics systems
PCT/US2008/071655 WO2009018385A2 (en) 2007-07-30 2008-07-30 Scheme for packing and linking of variables in graphics systems

Publications (2)

Publication Number Publication Date
BRPI0813854A2 true BRPI0813854A2 (pt) 2019-02-12
BRPI0813854B1 BRPI0813854B1 (pt) 2020-01-14

Family

ID=39940557

Family Applications (1)

Application Number Title Priority Date Filing Date
BRPI0813854A BRPI0813854B1 (pt) 2007-07-30 2008-07-30 esquema para empacotar e conectar variáveis em sistemas gráficos

Country Status (11)

Country Link
US (1) US8355028B2 (pt)
EP (1) EP2023285B8 (pt)
JP (1) JP5048836B2 (pt)
KR (1) KR101118814B1 (pt)
CN (1) CN101779219B (pt)
BR (1) BRPI0813854B1 (pt)
CA (1) CA2693344C (pt)
MX (1) MX2010001064A (pt)
RU (1) RU2448369C2 (pt)
TW (1) TWI378355B (pt)
WO (1) WO2009018385A2 (pt)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9123151B2 (en) * 2008-08-05 2015-09-01 Autodesk, Inc. Exchanging data between vertex shaders and fragment shaders on a graphics processing unit
US8947444B1 (en) * 2008-12-09 2015-02-03 Nvidia Corporation Distributed vertex attribute fetch
GB201103699D0 (en) * 2011-03-03 2011-04-20 Advanced Risc Mach Ltd Graphic processing
GB201103698D0 (en) * 2011-03-03 2011-04-20 Advanced Risc Mach Ltd Graphics processing
US9412193B2 (en) * 2011-06-01 2016-08-09 Apple Inc. Run-time optimized shader program
US9214008B2 (en) * 2013-01-18 2015-12-15 Nvidia Corporation Shader program attribute storage
US9395988B2 (en) * 2013-03-08 2016-07-19 Samsung Electronics Co., Ltd. Micro-ops including packed source and destination fields
BR112015019510A2 (pt) * 2013-03-14 2017-12-12 Intel Corp suporte de compositor para funções gráficas.
US10096079B2 (en) 2013-06-10 2018-10-09 Sony Interactive Entertainment Inc. Fragment shaders perform vertex shader computations
US10134102B2 (en) 2013-06-10 2018-11-20 Sony Interactive Entertainment Inc. Graphics processing hardware for using compute shaders as front end for vertex shaders
US10102603B2 (en) 2013-06-10 2018-10-16 Sony Interactive Entertainment Inc. Scheme for compressing vertex shader output parameters
US10176621B2 (en) 2013-06-10 2019-01-08 Sony Interactive Entertainment Inc. Using compute shaders as front end for vertex shaders
WO2016090535A1 (en) * 2014-12-08 2016-06-16 Intel Corporation Graphic rendering quality improvements through automated data type precision control
KR20160074154A (ko) 2014-12-18 2016-06-28 삼성전자주식회사 컴파일러
US10460513B2 (en) 2016-09-22 2019-10-29 Advanced Micro Devices, Inc. Combined world-space pipeline shader stages
KR20180038793A (ko) * 2016-10-07 2018-04-17 삼성전자주식회사 영상 데이터 처리 방법 및 장치
CN108986014A (zh) * 2018-07-19 2018-12-11 芯视图（常州）微电子有限公司 适用乱序顶点染色的图元装配单元
US11748839B2 (en) 2020-04-16 2023-09-05 Samsung Electronics Co., Ltd. Efficient fast random access enabled geometry attribute compression mechanism
US11508124B2 (en) 2020-12-15 2022-11-22 Advanced Micro Devices, Inc. Throttling hull shaders based on tessellation factors in a graphics pipeline
US11776085B2 (en) 2020-12-16 2023-10-03 Advanced Micro Devices, Inc. Throttling shaders based on resource usage in a graphics pipeline
US11710207B2 (en) 2021-03-30 2023-07-25 Advanced Micro Devices, Inc. Wave throttling based on a parameter buffer

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9413169D0 (en) 1994-06-30 1994-08-24 Thomson Consumer Electronics Modulator data frame interfacing
GB2317464A (en) 1996-09-23 1998-03-25 Advanced Risc Mach Ltd Register addressing in a data processing apparatus
US5949421A (en) * 1997-03-31 1999-09-07 Cirrus Logic, Inc. Method and system for efficient register sorting for three dimensional graphics
WO2001016672A1 (en) 1999-09-01 2001-03-08 Matsushita Electric Industrial Co., Ltd. Copyrighted data processing method and apparatus
RU2249245C2 (ru) 1999-09-01 2005-03-27 Мацусита Электрик Индастриал Ко., Лтд. Способ и устройство для обработки данных с авторскими правами
US6717577B1 (en) 1999-10-28 2004-04-06 Nintendo Co., Ltd. Vertex cache for 3D computer graphics
US6829696B1 (en) 1999-12-30 2004-12-07 Texas Instruments Incorporated Data processing system with register store/load utilizing data packing/unpacking
US6900812B1 (en) 2000-08-02 2005-05-31 Ati International Srl Logic enhanced memory and method therefore
US6828975B2 (en) * 2001-03-01 2004-12-07 Microsoft Corporation Method and system for managing graphics objects in a graphics display system
US7017154B2 (en) 2001-03-23 2006-03-21 International Business Machines Corporation Eliminating store/restores within hot function prolog/epilogs using volatile registers
US6704026B2 (en) 2001-05-18 2004-03-09 Sun Microsystems, Inc. Graphics fragment merging for improving pixel write bandwidth
DE10131254A1 (de) 2001-07-01 2003-01-23 Deutsche Post Ag Verfahren zum Überprüfen der Gültigkeit von digitalen Freimachungsvermerken
US6831653B2 (en) 2001-07-31 2004-12-14 Sun Microsystems, Inc. Graphics pixel packing for improved fill rate performance
US6847369B2 (en) 2002-01-30 2005-01-25 Sun Microsystems, Inc. Optimized packing of loose data in a graphics queue
US7530062B2 (en) * 2003-05-23 2009-05-05 Microsoft Corporation Optimizing compiler transforms for a high level shader language
US7746347B1 (en) * 2004-07-02 2010-06-29 Nvidia Corporation Methods and systems for processing a geometry shader program developed in a high-level shading language
US7681187B2 (en) 2005-03-31 2010-03-16 Nvidia Corporation Method and apparatus for register allocation in presence of hardware constraints
US20080094408A1 (en) * 2006-10-24 2008-04-24 Xiaoqin Yin System and Method for Geometry Graphics Processing

Also Published As

Publication number Publication date
US8355028B2 (en) 2013-01-15
WO2009018385A2 (en) 2009-02-05
CN101779219B (zh) 2013-03-27
EP2023285B1 (en) 2017-12-20
JP2010535393A (ja) 2010-11-18
MX2010001064A (es) 2010-03-03
WO2009018385A3 (en) 2009-03-26
CN101779219A (zh) 2010-07-14
BRPI0813854B1 (pt) 2020-01-14
CA2693344A1 (en) 2009-02-05
RU2010107218A (ru) 2011-09-10
KR20100038462A (ko) 2010-04-14
CA2693344C (en) 2017-01-17
JP5048836B2 (ja) 2012-10-17
EP2023285A1 (en) 2009-02-11
EP2023285B8 (en) 2018-06-27
TWI378355B (en) 2012-12-01
TW200910110A (en) 2009-03-01
KR101118814B1 (ko) 2012-03-20
US20090033672A1 (en) 2009-02-05
RU2448369C2 (ru) 2012-04-20

Similar Documents

Publication Publication Date Title
BRPI0813854A2 (pt) esquema para empacotar e conectar variáveis em sistemas gráficos
BR112013028501A2 (pt) aparelho e método para processamento de dados seguro baseado em hardware utilizando regras de faixa de endereço de memória de armazenamento temporário
BR112014003123A2 (pt) método implementado em computador e meios de armazenamento legíveis por computador
WO2008132760A3 (en) Method and system for allocating memory in a computing environment
BR112013030584A2 (pt) sistema e método para preservar referências em sandboxes
BR112017021375A2 (pt) método de renderização de conteúdo de mídia, peça de equipamento de usuário e sistema
BR112015011219A2 (pt) processamento de imagens de alta faixa dinâmica
BR112014012072A2 (pt) componente de processamento de dados de imagem para o processamento dos dados de imagem volumétrica reconstruída de um scanner de imagens, e método
BR112013010516A2 (pt) sistema e método para gerar um modelo geoestatístico de um volume geológico relevante, que é limitado por um modelo baseado em processo do volume geológico relevante
BR112015031900A2 (pt) sistema e método de promoção de itens relacionados ao conteúdo da programação
BR112015029084A8 (pt) método para proporcionar integração de aplicação para uma estrutura de sincronização em execução em um dispositivo de computação, dispositivo de computação e dispositivo de armazenamento legível por computador
BR112012025185A2 (pt) redução de artefato no método de inversão iterativa de dados geofísicos
BR112014007942A2 (pt) método, dispositivo, sistema e programa para comparação de informações de posicionamento
WO2014207563A3 (en) System, method and apparatus for generating hand gesture animation determined on dialogue length and emotion
AR087681A1 (es) Sistema y metodo para proveer acceso a internet a un dispositivo informatico
BR112013030312A2 (pt) método em um dispositivo de computação e dispositivo de computação
EP3389017A3 (en) Topology shader technology
BR112015002444A2 (pt) método e aparelho para proporcionar aplicativos baseados em modelo
BR112014009408A2 (pt) métodos e sistemas para processamento de dados de imagem
BR112012022351A2 (pt) dispositivo e método para o transporte de material para aplicações de projeção pneumática.
WO2009114767A3 (en) Service-oriented architecture system and method
BR112016002740A8 (pt) sistemas e métodos para propaganda
BR112019004930A2 (pt) gravação coerente híbrida de entrada/saída
BR112015025722A8 (pt) método, sistema e um ou mais meios de armazenamentos transitórios legíveis por computador
BR112014005052A8 (pt) Sistema e método para manipulação de conteúdo para aplicações

Legal Events

Date Code Title Description
B06F Objections, documents and/or translations needed after an examination request according [chapter 6.6 patent gazette]
B06U Preliminary requirement: requests with searches performed by other patent offices: procedure suspended [chapter 6.21 patent gazette]
B09A Decision: intention to grant [chapter 9.1 patent gazette]
B16A Patent or certificate of addition of invention granted

Free format text: PRAZO DE VALIDADE: 10 (DEZ) ANOS CONTADOS A PARTIR DE 14/01/2020, OBSERVADAS AS CONDICOES LEGAIS.