[go: up one dir, main page]

AU2003290593A1 - Method for improving the accuracy of an etched silicon pattern using mask compensation - Google Patents

Method for improving the accuracy of an etched silicon pattern using mask compensation

Info

Publication number
AU2003290593A1
AU2003290593A1 AU2003290593A AU2003290593A AU2003290593A1 AU 2003290593 A1 AU2003290593 A1 AU 2003290593A1 AU 2003290593 A AU2003290593 A AU 2003290593A AU 2003290593 A AU2003290593 A AU 2003290593A AU 2003290593 A1 AU2003290593 A1 AU 2003290593A1
Authority
AU
Australia
Prior art keywords
accuracy
improving
silicon pattern
etched silicon
mask compensation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2003290593A
Inventor
Philip J. Koh
David T. Nemeth
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sophia Wireless Inc
Original Assignee
Sophia Wireless Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sophia Wireless Inc filed Critical Sophia Wireless Inc
Publication of AU2003290593A1 publication Critical patent/AU2003290593A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • H10P50/696
    • H10P50/644
AU2003290593A 2002-11-15 2003-11-13 Method for improving the accuracy of an etched silicon pattern using mask compensation Abandoned AU2003290593A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US42652802P 2002-11-15 2002-11-15
US60/426,528 2002-11-15
PCT/US2003/035045 WO2004045869A1 (en) 2002-11-15 2003-11-13 Method for improving the accuracy of an etched silicon pattern using mask compensation

Publications (1)

Publication Number Publication Date
AU2003290593A1 true AU2003290593A1 (en) 2004-06-15

Family

ID=32326366

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2003290593A Abandoned AU2003290593A1 (en) 2002-11-15 2003-11-13 Method for improving the accuracy of an etched silicon pattern using mask compensation

Country Status (2)

Country Link
AU (1) AU2003290593A1 (en)
WO (1) WO2004045869A1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103035477B (en) * 2011-09-30 2015-09-30 中国科学院上海微系统与信息技术研究所 A kind of method preparing monocrystalline silicon nanometer structure
CN115620626B (en) * 2022-08-12 2023-10-20 荣耀终端有限公司 Electronic equipment, display screen, display module and dislocation amount testing method of display module

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58200238A (en) * 1982-05-19 1983-11-21 Toshiba Corp Photomask
JPH0289054A (en) * 1988-09-26 1990-03-29 Nec Corp Mask for exposing
JPH0775244B2 (en) * 1990-11-16 1995-08-09 信越半導体株式会社 Dielectric isolation substrate and manufacturing method thereof
US5658636A (en) * 1995-01-27 1997-08-19 Carnegie Mellon University Method to prevent adhesion of micromechanical structures
DE19609399C2 (en) * 1996-03-01 2002-05-29 Infineon Technologies Ag Method for determining crystal orientation in a wafer

Also Published As

Publication number Publication date
WO2004045869A1 (en) 2004-06-03

Similar Documents

Publication Publication Date Title
AU2002303885A1 (en) Method and apparatus to correct wafer drift
AU2002333957A1 (en) Method for reducing surface rugosity of a semiconductor slice
AU2001226100A1 (en) Method for high yield reticle formation
AU2003262125A1 (en) Improved method for etching vias
AU2003227223A1 (en) Method of etching
AU2002251934A1 (en) Method of estimating precision of apparatus
AU2003290593A1 (en) Method for improving the accuracy of an etched silicon pattern using mask compensation
EP1243564A3 (en) Process for preventing formation of scale
AU2003206863A1 (en) Method for generating an artificially patterned substrate
AU2001239219A1 (en) Method for producing luminous structures on silicon substrate
GB2374728B (en) A method of etching a substrate
AU2001259927A1 (en) Method for reducing the surface of silicon dioxide
AU2002242758A1 (en) Method for measuring of edema
AU2002255917A1 (en) Method of compensating for etch effects in photolithographic processing
AU2002350166A1 (en) Two-step etching method for hard mask removal
AU2003904934A0 (en) Improved method of etching silicon
AU2002226441A1 (en) Method for measuring the surface tension of an aqueous solution
AU2001296067A1 (en) Method for coating ceramic on quartz surface
AU2002247645A1 (en) Process for the preparation of heterocyclic indene analogs
AU2001262791A1 (en) Method for making mask by using wasted mask
HK1055529B (en) Method of forming a mask on a surface
AU2002311355A1 (en) Method for producing silicon tetrafluoride
AU2003233869A1 (en) Method of etching optic elements
AU2002237202A1 (en) Method for oxidation of a silicon substrate
AU2002317211A1 (en) Electro-enzymatic method by inhibition for the detection of steroidal glycoalkaloids

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase