[go: up one dir, main page]

NO891583L - Dobbel-tbuss mikrodatamaskinsystem med hurtigminne og hurtigminnestyreenhet. - Google Patents

Dobbel-tbuss mikrodatamaskinsystem med hurtigminne og hurtigminnestyreenhet.

Info

Publication number
NO891583L
NO891583L NO89891583A NO891583A NO891583L NO 891583 L NO891583 L NO 891583L NO 89891583 A NO89891583 A NO 89891583A NO 891583 A NO891583 A NO 891583A NO 891583 L NO891583 L NO 891583L
Authority
NO
Norway
Prior art keywords
cache
quick memory
cache memory
tbuss
microdata
Prior art date
Application number
NO89891583A
Other languages
English (en)
Other versions
NO175837C (no
NO891583D0 (no
NO175837B (no
Inventor
Ralph Murray Begun
Patrick Maurice Bland
Mark Edward Dean
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of NO891583D0 publication Critical patent/NO891583D0/no
Publication of NO891583L publication Critical patent/NO891583L/no
Publication of NO175837B publication Critical patent/NO175837B/no
Publication of NO175837C publication Critical patent/NO175837C/no

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Small-Scale Networks (AREA)
  • Hardware Redundancy (AREA)
  • Communication Control (AREA)
  • Microcomputers (AREA)
  • Saccharide Compounds (AREA)
  • Multi Processors (AREA)
NO891583A 1988-05-26 1989-04-18 Dobbeltbuss mikrodatamaskinsystem med et midlertidig hurtiglager og en midlertidig hurtiglagerstyrer NO175837C (no)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US07/198,890 US5175826A (en) 1988-05-26 1988-05-26 Delayed cache write enable circuit for a dual bus microcomputer system with an 80386 and 82385

Publications (4)

Publication Number Publication Date
NO891583D0 NO891583D0 (no) 1989-04-18
NO891583L true NO891583L (no) 1989-11-27
NO175837B NO175837B (no) 1994-09-05
NO175837C NO175837C (no) 1994-12-14

Family

ID=22735299

Family Applications (1)

Application Number Title Priority Date Filing Date
NO891583A NO175837C (no) 1988-05-26 1989-04-18 Dobbeltbuss mikrodatamaskinsystem med et midlertidig hurtiglager og en midlertidig hurtiglagerstyrer

Country Status (25)

Country Link
US (1) US5175826A (no)
EP (1) EP0343989B1 (no)
JP (1) JP2755330B2 (no)
KR (1) KR930001584B1 (no)
CN (1) CN1019151B (no)
AT (1) ATE128566T1 (no)
AU (1) AU615542B2 (no)
BE (1) BE1002653A4 (no)
BR (1) BR8902383A (no)
CA (1) CA1314103C (no)
CO (1) CO4520299A1 (no)
DE (2) DE3911721A1 (no)
DK (1) DK170677B1 (no)
ES (1) ES2078237T3 (no)
FI (1) FI96244C (no)
FR (1) FR2632092A1 (no)
GB (2) GB8904920D0 (no)
HK (1) HK11592A (no)
IT (1) IT1230208B (no)
MX (1) MX170835B (no)
MY (1) MY106968A (no)
NL (1) NL8901327A (no)
NO (1) NO175837C (no)
SE (1) SE8901308L (no)
SG (1) SG110991G (no)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5586302A (en) * 1991-06-06 1996-12-17 International Business Machines Corporation Personal computer system having storage controller with memory write control
US5361368A (en) * 1991-09-05 1994-11-01 International Business Machines Corporation Cross interrogate synchronization mechanism including logic means and delay register
US5802548A (en) * 1991-10-25 1998-09-01 Chips And Technologies, Inc. Software programmable edge delay for SRAM write enable signals on dual purpose cache controllers
US5333276A (en) * 1991-12-27 1994-07-26 Intel Corporation Method and apparatus for priority selection of commands
US5309568A (en) * 1992-03-16 1994-05-03 Opti, Inc. Local bus design
US5426739A (en) * 1992-03-16 1995-06-20 Opti, Inc. Local bus - I/O Bus Computer Architecture
US5471585A (en) * 1992-09-17 1995-11-28 International Business Machines Corp. Personal computer system with input/output controller having serial/parallel ports and a feedback line indicating readiness of the ports
US6487626B2 (en) 1992-09-29 2002-11-26 Intel Corporaiton Method and apparatus of bus interface for a processor
US5898894A (en) 1992-09-29 1999-04-27 Intel Corporation CPU reads data from slow bus if I/O devices connected to fast bus do not acknowledge to a read request after a predetermined time interval
US5613153A (en) * 1994-10-03 1997-03-18 International Business Machines Corporation Coherency and synchronization mechanisms for I/O channel controllers in a data processing system
US5890216A (en) * 1995-04-21 1999-03-30 International Business Machines Corporation Apparatus and method for decreasing the access time to non-cacheable address space in a computer system
US6397295B1 (en) 1999-01-04 2002-05-28 Emc Corporation Cache mechanism for shared resources in a multibus data processing system
US6874039B2 (en) 2000-09-08 2005-03-29 Intel Corporation Method and apparatus for distributed direct memory access for systems on chip
JP2005221731A (ja) * 2004-02-05 2005-08-18 Konica Minolta Photo Imaging Inc 撮像装置
US8996833B2 (en) * 2013-03-11 2015-03-31 Intel Corporation Multi latency configurable cache

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4190885A (en) * 1977-12-22 1980-02-26 Honeywell Information Systems Inc. Out of store indicator for a cache store in test mode
US4171538A (en) * 1978-01-23 1979-10-16 Rockwell International Corporation Elastic store slip circuit apparatus for preventing read and write operations interference
US4189770A (en) * 1978-03-16 1980-02-19 International Business Machines Corporation Cache bypass control for operand fetches
JPS58169958A (ja) * 1982-03-31 1983-10-06 Fujitsu Ltd Ｍｉｓスタテイツク・ランダムアクセスメモリ
US4494190A (en) * 1982-05-12 1985-01-15 Honeywell Information Systems Inc. FIFO buffer to cache memory
US4513372A (en) * 1982-11-15 1985-04-23 Data General Corporation Universal memory
US4686621A (en) * 1983-06-30 1987-08-11 Honeywell Information Systems Inc. Test apparatus for testing a multilevel cache system with graceful degradation capability
JPH0795395B2 (ja) * 1984-02-13 1995-10-11 株式会社日立製作所 半導体集積回路
US4736293A (en) * 1984-04-11 1988-04-05 American Telephone And Telegraph Company, At&T Bell Laboratories Interleaved set-associative memory
US4623990A (en) * 1984-10-31 1986-11-18 Advanced Micro Devices, Inc. Dual-port read/write RAM with single array
DE3688400T2 (de) * 1985-02-01 1993-08-26 Nippon Electric Co Cachespeicherschaltung geeignet zur verarbeitung einer leseanforderung waehrend der uebertragung eines datenblocks.
US4630239A (en) * 1985-07-01 1986-12-16 Motorola, Inc. Chip select speed-up circuit for a memory
JPS6261135A (ja) * 1985-09-11 1987-03-17 Nec Corp キヤツシユメモリ
JPS62194563A (ja) * 1986-02-21 1987-08-27 Hitachi Ltd バツフア記憶装置
US4710903A (en) * 1986-03-31 1987-12-01 Wang Laboratories, Inc. Pseudo-static memory subsystem
US4905188A (en) * 1988-02-22 1990-02-27 International Business Machines Corporation Functional cache memory chip architecture for improved cache access

Also Published As

Publication number Publication date
DK189689D0 (da) 1989-04-19
CO4520299A1 (es) 1997-10-15
NL8901327A (nl) 1989-12-18
DE3911721A1 (de) 1989-11-30
JP2755330B2 (ja) 1998-05-20
BR8902383A (pt) 1990-01-16
FI96244B (fi) 1996-02-15
DE68924368T2 (de) 1996-05-02
EP0343989B1 (en) 1995-09-27
NO175837C (no) 1994-12-14
IT1230208B (it) 1991-10-18
MY106968A (en) 1995-08-30
IT8920649A0 (it) 1989-05-25
FI96244C (fi) 1996-05-27
DK170677B1 (da) 1995-11-27
BE1002653A4 (fr) 1991-04-23
EP0343989A3 (en) 1991-03-13
NO891583D0 (no) 1989-04-18
EP0343989A2 (en) 1989-11-29
DE3911721C2 (no) 1990-05-31
US5175826A (en) 1992-12-29
CN1040104A (zh) 1990-02-28
AU3409689A (en) 1989-11-30
NO175837B (no) 1994-09-05
KR890017619A (ko) 1989-12-16
FR2632092A1 (fr) 1989-12-01
GB8912019D0 (en) 1989-07-12
MX170835B (es) 1993-09-20
CA1314103C (en) 1993-03-02
GB8904920D0 (en) 1989-04-12
JPH0271344A (ja) 1990-03-09
CN1019151B (zh) 1992-11-18
KR930001584B1 (ko) 1993-03-05
GB2219111B (en) 1991-05-29
SE8901308D0 (sv) 1989-04-11
GB2219111A (en) 1989-11-29
DK189689A (da) 1989-11-27
SE8901308L (sv) 1989-11-27
SG110991G (en) 1992-02-14
ATE128566T1 (de) 1995-10-15
FI891788A0 (fi) 1989-04-14
DE68924368D1 (de) 1995-11-02
ES2078237T3 (es) 1995-12-16
AU615542B2 (en) 1991-10-03
HK11592A (en) 1992-02-21
FI891788A7 (fi) 1989-11-27

Similar Documents

Publication Publication Date Title
NO891583L (no) Dobbel-tbuss mikrodatamaskinsystem med hurtigminne og hurtigminnestyreenhet.
EP0496506A3 (en) A processing unit for a computer and a computer system incorporating such a processing unit
WO1994023374A2 (en) STROBOSCOPIC LOGIC FOR TRIGGERING SIMULATED BUS CONTROL CYCLES
KR100311982B1 (en) Data processing system and image processing system
KR900014989A (ko) 기억부(memoryunit)에 사용되는 부분기입 제어회로.
AU1513988A (en) Cache control circuit in cache memory unit with means for enabling to reduce a read access time for cache memory
EP0377296A3 (en) Cache coherency control when programmable option selection (POS) and memory expansion
EP0359232A3 (en) Computer system and method for setting recovery time
JPS649561A (en) Computer
JPS5775356A (en) Instruction pre-fetch control system
EP0425843A3 (en) Enhanced locked bus cycle control in a cache memory computer system
JPS6413659A (en) Common memory protecting device for multi-processor system
SU1442990A1 (ru) Устройство дл адресации пам ти
JPS6468853A (en) Memory control system
KR940015843A (ko) 다중 프로세서 시스템에서 프로세서 보드 사이의 데이타 전송을 지원하는 방법
JPS55134461A (en) Memory unit control system
JPS5699550A (en) Information processing unit
JPS57111720A (en) System for data protection of data transfer control
FR2640402B1 (fr) Dispositif de commande de memoire
JPS6481057A (en) Memory device
JPS6412350A (en) Disk cache control system
JPS5566042A (en) Memory control circuit
JPS6448141A (en) Execution stop control system
JPS5477033A (en) Memory unit
JPS6453254A (en) Lsi control circuit