You et al., 2007 - Google Patents
Impacts of optical proximity correction settings on electrical performancesYou et al., 2007
- Document ID
- 18122588167666350789
- Author
- You M
- Ng P
- Su Y
- Tsai K
- Lu Y
- Publication year
- Publication venue
- Design for Manufacturability through Design-Process Integration
External Links
Snippet
Due to non-ideal optical effects such as aberration and optical diffraction, printed poly gates on the wafer suffer from across-gate linewidth variation (AGLV) and across-chip linewidth variation (ACLV,) especially in the subwavelength regime. The poly gate distortion affects …
- 230000003287 optical 0 title abstract description 11
Classifications
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Exposure apparatus for microlithography
- G03F7/70483—Information management, control, testing, and wafer monitoring, e.g. pattern monitoring
- G03F7/70491—Information management and control, including software
- G03F7/705—Modelling and simulation from physical phenomena up to complete wafer process or whole workflow in wafer fabrication
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Exposure apparatus for microlithography
- G03F7/70483—Information management, control, testing, and wafer monitoring, e.g. pattern monitoring
- G03F7/70616—Wafer pattern monitoring, i.e. measuring printed patterns or the aerial image at the wafer plane
- G03F7/70625—Pattern dimensions, e.g. line width, profile, sidewall angle, edge roughness
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/14—Originals characterised by structural details, e.g. supports, cover layers, pellicle rings
- G03F1/144—Auxiliary patterns; Corrected patterns, e.g. proximity correction, grey level masks
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Exposure apparatus for microlithography
- G03F7/70425—Imaging strategies, e.g. for increasing throughput, printing product fields larger than the image field, compensating lithography- or non-lithography errors, e.g. proximity correction, mix-and-match, stitching, double patterning
- G03F7/70433—Layout for increasing efficiency, for compensating imaging errors, e.g. layout of exposure fields,; Use of mask features for increasing efficiency, for compensating imaging errors
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/70—Exposure apparatus for microlithography
- G03F7/70691—Handling of masks or wafers
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F1/00—Originals for photomechanical production of textured or patterned surfaces, e.g., masks, photo-masks, reticles; Mask blanks or pellicles therefor; Containers specially adapted therefor; Preparation thereof
- G03F1/36—Masks having proximity correction features; Preparation thereof, e.g. optical proximity correction [OPC] design processes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/12—Design for manufacturability
-
- G—PHYSICS
- G03—PHOTOGRAPHY; CINEMATOGRAPHY; ELECTROGRAPHY; HOLOGRAPHY
- G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
- G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
- G03F7/26—Processing photosensitive materials; Apparatus therefor
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F2217/00—Indexing scheme relating to computer aided design [CAD]
- G06F2217/78—Power analysis and optimization
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8037575B2 (en) | Method for shape and timing equivalent dimension extraction | |
| US11061317B2 (en) | Method of fabricating an integrated circuit with non-printable dummy features | |
| US7814456B2 (en) | Method and system for topography-aware reticle enhancement | |
| Torres et al. | Integrated circuit DFM framework for deep sub-wavelength processes | |
| Singhal et al. | Modeling and analysis of non-rectangular gate for post-lithography circuit simulation | |
| Ye et al. | Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness | |
| US8024675B1 (en) | Method and system for wafer topography-aware integrated circuit design analysis and optimization | |
| Kishore et al. | An On-chip Analysis of the VLSI designs under Process Variations | |
| US6571383B1 (en) | Semiconductor device fabrication using a photomask designed using modeling and empirical testing | |
| US8302068B2 (en) | Leakage aware design post-processing | |
| Choi et al. | Impact on circuit performance of deterministic within-die variation in nanoscale semiconductor manufacturing | |
| You et al. | Impacts of optical proximity correction settings on electrical performances | |
| Kahng et al. | Defocus-aware leakage estimation and control | |
| Pan et al. | Design for manufacturing meets advanced process control: A survey | |
| Ban et al. | Electrical impact of line-edge roughness on sub-45nm node standard cell | |
| Chan et al. | Electrical modeling of lithographic imperfections | |
| Pack et al. | Physical and timing verification of subwavelength-scale designs: I. lithography impact on MOSFETs | |
| Cheng et al. | Patterning effect and correlated electrical model of post-OPC MOSFET devices | |
| Kawa et al. | EDA challenges in nano-scale technology | |
| Teh et al. | Performance-based optical proximity correction methodology | |
| Monahan et al. | Design and process limited yield at the 65-nm node and beyond | |
| Sreedhar et al. | On modeling impact of sub-wavelength lithography on transistors | |
| Patsis et al. | Integrated simulation of line-edge roughness (LER) effects on sub-65nm transistor operation: from lithography simulation, to LER metrology, to device operation | |
| Perry et al. | Model-based approach for design verification and co-optimization of catastrophic and parametric-related defects due to systematic manufacturing variations | |
| Suresh et al. | On lithography aware metal-fill insertion |