[go: up one dir, main page]

Ma et al., 2018 - Google Patents

A low-cost high-efficiency true random number generator on FPGAs

Ma et al., 2018

Document ID
17507204405362657260
Author
Ma G
Liang H
Yao L
Huang Z
Yi M
Xu X
Zhou K
Publication year
Publication venue
2018 IEEE 27th Asian test symposium (ATS)

External Links

Snippet

True random number generator (TRNG), essential component in cryptographic equipment, which can generate unpredictable and irreproducible key string has an important effect on information encryption. In this work, a novel low-cost, high-efficiency true random number …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/588—Random number generators, i.e. based on natural stochastic processes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G06F7/582—Pseudo-random number generators
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communication the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits

Similar Documents

Publication Publication Date Title
Rozic et al. Highly efficient entropy extraction for true random number generators on FPGAs
Liu et al. A bias-bounded digital true random number generator architecture
US8285767B2 (en) Apparatus and method for generating a random number
Lin et al. A new method of true random number generation based on Galois ring oscillator with event sampling architecture in FPGA
Yang et al. Lightweight hybrid entropy source true random number generator based on jitter and metastability
Mei et al. A highly flexible lightweight and high speed true random number generator on FPGA
Cao et al. An energy-efficient true random number generator based on current starved ring oscillators
Gupta et al. FPGA implementation of chaos‐based high‐speed true random number generator
CN109117118B (en) Random number extraction method based on ring oscillator structure true random number generator
Lu et al. High-efficiency TRNG design based on multi-bit dual-ring oscillator
Ma et al. A low-cost high-efficiency true random number generator on FPGAs
Peng et al. A compact TRNG design for FPGA based on the metastability of RO-driven shift registers
Vivek et al. Design and implementation of physical unclonable function in field programmable gate array
Jin et al. A dynamically reconfigurable entropy source circuit for high-throughput true random number generator
Yao et al. DCDRO: A true random number generator based on dynamically configurable dual-output ring oscillator
Gupta et al. Efficient design of chaos based 4 bit true random number generator on FPGA
US20230315960A1 (en) Spuf based on combinational logic and scan chain
Zhang et al. A self-timed ring based true random number generator on FPGA
Jessa et al. Enhancing the randomness of a combined true random number generator based on the ring oscillator sampling method
Ni et al. A demultiplexer-based dual-path switching true random number generator
Ni et al. MRCO: A multi-ring convergence oscillator-based high-efficiency true random number generator
Zuo et al. A 1.46 pJ/bit, 149KF 2 RO TRNG Based on Reference-RO-Free Thresholding of Jitter Accumulation
Choi et al. Fast compact true random number generator based on multiple sampling
Kumar et al. Design of energy efficient true random number generator using mux-metastable approach
Choe et al. A self-timed ring based TRNG with feedback structure for FPGA implementation