Mei et al., 2018 - Google Patents
A highly flexible lightweight and high speed true random number generator on FPGAMei et al., 2018
View PDF- Document ID
- 14576954709123916197
- Author
- Mei F
- Zhang L
- Gu C
- Cao Y
- Wang C
- Liu W
- Publication year
- Publication venue
- 2018 IEEE computer society annual symposium on VLSI (ISVLSI)
External Links
Snippet
True random number generator (TRNG), plays an important role in information security systems. Conventional TRNGs use natural physical stochastic processes including thermal noise, chaos-based circuit and so on to generate the random numbers. These analog circuit …
- 238000000034 method 0 abstract description 5
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/588—Random number generators, i.e. based on natural stochastic processes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/58—Random or pseudo-random number generators
- G06F7/582—Pseudo-random number generators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/84—Generating pulses having a predetermined statistical distribution of a parameter, e.g. random pulse generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00019—Variable delay
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B19/00—Generation of oscillations by non-regenerative frequency multiplication or division of a signal from a separate source
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Mei et al. | A highly flexible lightweight and high speed true random number generator on FPGA | |
Cherkaoui et al. | A very high speed true random number generator with entropy assessment | |
Vasyltsov et al. | Fast digital TRNG based on metastable ring oscillator | |
Durga et al. | Design and synthesis of lfsr based random number generator | |
Lin et al. | A new method of true random number generation based on Galois ring oscillator with event sampling architecture in FPGA | |
Wu et al. | A new digital true random number generator based on delay chain feedback loop | |
Sivaraman et al. | Metastability-induced TRNG architecture on FPGA | |
Yang et al. | A reliable true random number generator based on novel chaotic ring oscillator | |
Fujieda | On the feasibility of TERO-based true random number generator on Xilinx FPGAs | |
Tao et al. | FPGA based true random number generators using non-linear feedback ring oscillators | |
Lu et al. | High-efficiency TRNG design based on multi-bit dual-ring oscillator | |
Günay et al. | IC random number generator exploiting two simultaneous metastable events of tetrahedral oscillators | |
Jin et al. | A dynamically reconfigurable entropy source circuit for high-throughput true random number generator | |
Tupparwar et al. | A hybrid true random number generator using ring oscillator and digital clock manager | |
Danger et al. | Fast true random generator in FPGAs | |
Wang et al. | Design of ultra-high throughput and resource efficiency TRNG based on NAND-XOR and feedback XOR ring oscillators | |
Addabbo et al. | Digital nonlinear oscillators in PLDs: Pitfalls and open perspectives for a novel class of true random number generators | |
Acar et al. | A digital random number generator based on irregular sampling of regular waveform | |
Çiçek et al. | A hardware efficient chaotic ring oscillator based true random number generator | |
Ni et al. | MRCO: A multi-ring convergence oscillator-based high-efficiency true random number generator | |
Ma et al. | A low-cost high-efficiency true random number generator on FPGAs | |
Zacharias et al. | Chaotic ring oscillator based true random number generator implementations in fpga | |
Lee et al. | Implementing a phase detection ring oscillator PUF on FPGA | |
Marchand et al. | Design and characterization of the TERO-PUF on SRAM FPGAs | |
TW201421356A (en) | Storage circuit with random number generation mode |