[go: up one dir, main page]

KNEIP et al., 2002 - Google Patents

Single chip programmable baseband ASSP for 5 GHz wireless LAN applications

KNEIP et al., 2002

View PDF
Document ID
1737983431932529362
Author
KNEIP J
WEISS M
DRESCHER W
AUE V
STROBEL J
OBERTHUR T
BOLLE M
FETTWEIS G
Publication year
Publication venue
IEICE Transactions on Electronics

External Links

Snippet

This paper presents the HiperSonic 1, a multi-standard, application-specific signal processor, designed to execute the baseband conversion algorithms in IEEE802. 11a-and HIPERLAN/2-based 5 GHz wireless LAN applications. In contrast to widely existing …
Continue reading at www.vodafone-chair.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code

Similar Documents

Publication Publication Date Title
Ramacher Software-defined radio prospects for multistandard mobile phones
Van Berkel et al. Vector processing as an enabler for software-defined radio in handheld devices
Ienne et al. Customizable embedded processors: design technologies and applications
Van Berkel Multi-core for mobile phones
JP4955547B2 (en) A low-power reconfigurable architecture for simultaneously implementing different communication standards
US20060026578A1 (en) Programmable processor architecture hirarchical compilation
KNEIP et al. Single chip programmable baseband ASSP for 5 GHz wireless LAN applications
Anjum et al. State of the art baseband DSP platforms for Software Defined Radio: A survey
JP2003521072A (en) Improved apparatus and method for multithreaded signal processing
US7536534B2 (en) Processor capable of being switched among a plurality of operating modes, and method of designing said processor
Fasthuber et al. Energy-efficient communication processors
Glossner et al. The sandbridge sandblaster communications processor
US7900180B2 (en) Semiconductor chip using specification interface
Glossner et al. Multithreaded processor for software defined radio
Bluethgen et al. A programmable baseband platform for software-defined radio
Verbauwhede et al. The happy marriage of architecture and application in next-generation reconfigurable systems
Tell et al. A low area and low power programmable baseband processor architecture
Tell Design of programmable baseband processors
Lee A baseband processor for software defined radio terminals
Zoican The role of programmable digital signal processors (dsp) for 3 g mobile communication systems
Plunkett et al. Computational efficiency: Adaptive computing vs. ASICs
Lee et al. ODiN: A 32-bit high performance VLIW DSP for software defined radio applications
Abdallah et al. System level methodology evaluation of reconfigurable computing architectures
Glossner Instruction Set Extensions for Software Defined Radio on a Multithreaded Processor
Van der Perre et al. SDR Baseband Platforms