[go: up one dir, main page]

Abdallah et al., 2006 - Google Patents

System level methodology evaluation of reconfigurable computing architectures

Abdallah et al., 2006

Document ID
9136473950464958842
Author
Abdallah F
Bouallegue A
Publication year
Publication venue
2006 2nd International Conference on Information & Communication Technologies

External Links

Snippet

Wireless communication standards evolve and change quickly and demands for new features, services and advanced functionality arise rapidly. To survive to this dynamic environment, equipment manufacturers move towards solutions that offer a good balance …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored programme computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. incrementing the instruction counter, jump
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Taylor et al. The raw microprocessor: A computational fabric for software circuits and general-purpose programs
US9535877B2 (en) Processing system with interspersed processors and communication elements having improved communication routing
Karam et al. Trends in multicore DSP platforms
Renaudin Asynchronous circuits and systems: a promising design alternative
US7478031B2 (en) Method, system and program for developing and scheduling adaptive integrated circuity and corresponding control or configuration information
Campi et al. A dynamically adaptive DSP for heterogeneous reconfigurable platforms
Smit et al. The chameleon architecture for streaming DSP applications
Abdallah et al. System level methodology evaluation of reconfigurable computing architectures
Gottlieb et al. Clustered programmable-reconfigurable processors
Parizi et al. A reconfigurable architecture for wireless communication systems
Enzler et al. System-level performance evaluation of reconfigurable processors
Smit et al. Lessons learned from designing the MONTIUM-a coarse-grained reconfigurable processing tile
Taka et al. Improving the performance of RISC-V softcores on FPGA by exploiting PVT variability and DVFS
Auras et al. CMA: Chip multi-accelerator
Platzner Reconfigurable computer architectures
Hasegawa et al. Performance and power analysis of time-multiplexed execution on dynamically reconfigurable processor
Heysters Coarse-Grained Reconfigurable Computing for Power Aware Applications.
Glesner et al. Reconfigurable embedded systems: An application-oriented perspective on architectures and design techniques
Sougoumar et al. Design of Coarse Grained Architecture with Gated Clock Technique for Low Power Applications
Keung et al. A placer for composable FPGA with 2D mesh network
Abe et al. An adaptive Viterbi decoder on the dynamically reconfigurable processor
Han Multi-core architectures with coarse-grained dynamically reconfigurable processors for broadband wireless access technologies
Kamalizad et al. Fast parallel soft Viterbi decoder mapping on a reconfigurable DSP platform
Oliver et al. Improving DSP performance with a small amount of field programmable logic
van de Burgwal et al. The Chameleon Architecture for Streaming DSP Applications