[go: up one dir, main page]

Roy et al. - Google Patents

Hierarchical Formal Verification and Progress Checking of Network-On-Chip Design

Roy et al.

View PDF
Document ID
15954788864878270893
Author
Roy P
Yeung P
Hong J
Desai A
Raj A
Agarwal C
Patel D

External Links

Snippet

The adoption of formal verification has increased steadily thanks to the widespread adoption of formal applications, assertion-based verification, and end-to-end formal model checking. However, to sign off a design with formal model checking, we must advance formal …
Continue reading at dvcon-proceedings.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures

Similar Documents

Publication Publication Date Title
US8972995B2 (en) Apparatus and methods to concurrently perform per-thread as well as per-tag memory access scheduling within a thread and across two or more threads
US8438306B2 (en) Apparatus and methods for on layer concurrency in an integrated circuit
US10062422B2 (en) Various methods and apparatus for configurable mapping of address regions onto one or more aggregate targets
KR101467932B1 (en) Shared storage for multi-threaded ordered queues in an interconnect
US8484397B1 (en) Various methods and apparatus for a memory scheduler with an arbiter
US10303628B2 (en) Reordering responses in a high performance on-chip network
Lecler et al. Application driven network-on-chip architecture exploration & refinement for a complex SoC
Pande et al. Design, synthesis, and test of networks on chips
KR102008741B1 (en) Credit flow control scheme in a router with flexible link widths utilizing minimal storage
Kogel et al. A modular simulation framework for architectural exploration of on-chip interconnection networks
CN101425966A (en) Network on chip and method for data processing using network on chip
Vipin et al. System-level FPGA device driver with high-level synthesis support
Pasricha et al. COSMECA: Application specific co-synthesis of memory and communication architectures for MPSoC
Saponara et al. Configurable network-on-chip router macrocells
Kogel et al. Virtual architecture mapping: A SystemC based methodology for architectural exploration of system-on-chip designs
Coppola et al. OCCN: a NoC modeling framework for design exploration
US10963615B1 (en) Data processing engine (DPE) array routing
Roy et al. Hierarchical Formal Verification and Progress Checking of Network-On-Chip Design
Hansson et al. A quantitative evaluation of a network on chip design flow for multi-core consumer multimedia applications
Janac Network‐on‐Chip (NoC): The Technology that Enabled Multi‐processor Systems‐on‐Chip (MPSoCs)
Kogel et al. Virtual architecture mapping: a SystemC based methodology for architectural exploration of System-on-Chips
Yeung et al. Raising the level of Formal Signoff with End-to-End Checking Methodology
Haspel Researching methods for efficient hardware specification, design and implementation of a next generation communication architecture
van Hintum Resource virtualization for mapping multiple applications on the same platform
Zoni et al. Exploring power reliability and performance aspects in on-chip networks for multi-cores.