[go: up one dir, main page]

van Hintum, 2007 - Google Patents

Resource virtualization for mapping multiple applications on the same platform

van Hintum, 2007

View PDF
Document ID
6858048211592122563
Author
van Hintum M
Publication year

External Links

Snippet

The increasing complexity of systems-on-chip enabled by technology scaling drives the increase in design effort. Changes are required in system-on-chip development to drive improvements in effectiveness to reduce (non-recurring engineering) cost and improve time …
Continue reading at pure.tue.nl (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5061—Partitioning or combining of resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation; Recording or statistical evaluation of user activity, e.g. usability assessment
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Hansson et al. CoMPSoC: A template for composable and predictable multi-processor system on chips
Carara et al. HeMPS-a framework for NoC-based MPSoC generation
Benini et al. Mparm: Exploring the multi-processor soc design space with systemc
Poletti et al. Performance analysis of arbitration policies for SoC communication architectures
US7814243B2 (en) Shared storage for multi-threaded ordered queues in an interconnect
Salminen et al. Overview of bus-based system-on-chip interconnections
Wieferink et al. System level processor/communication co-exploration methodology for multiprocessor system-on-chip platforms
Ryu et al. Automated bus generation for multiprocessor SoC design
US20170140800A1 (en) Various methods and apparatus for configurable mapping of address regions onto one or more aggregate targets
Akesson et al. Composability and predictability for independent application development, verification, and execution
Kogel et al. A modular simulation framework for architectural exploration of on-chip interconnection networks
Lecler et al. Application driven network-on-chip architecture exploration & refinement for a complex SoC
Khamis et al. Emulation and verification framework for MPSoC based on NoC and RISC-V
Coppola et al. OCCN: a NoC modeling framework for design exploration
Salminen et al. HIBI communication network for system-on-chip
Saponara et al. Configurable network-on-chip router macrocells
Pasricha et al. BMSYN: Bus matrix communication architecture synthesis for MPSoC
Heisswolf et al. CAP: Communication aware programming
Arpinen et al. Configurable multiprocessor platform with RTOS for distributed execution of UML 2.0 designed applications
Lee et al. A framework for automatic generation of configuration files for a custom hardware/software rtos
Pasricha et al. A framework for cosynthesis of memory and communication architectures for MPSoC
Gomony et al. Coupling tdm noc and dram controller for cost and performance optimization of real-time systems
van Hintum Resource virtualization for mapping multiple applications on the same platform
Greaves System on Chip Design and Modelling
Hansson et al. A quantitative evaluation of a network on chip design flow for multi-core consumer multimedia applications