[go: up one dir, main page]

Lekatsas et al., 2002 - Google Patents

Design of an one-cycle decompression hardware for performance increase in embedded systems

Lekatsas et al., 2002

View PDF
Document ID
15755677129071201592
Author
Lekatsas H
Henkel J
Jakkula V
Publication year
Publication venue
Proceedings of the 39th annual Design Automation Conference

External Links

Snippet

Code compression is known as an effective technique to reduce instruction memory size on an embedded system. However, code compression can also be very effective in increasing processor-to-memory bandwidth and hence provide increased system performance. In this …
Continue reading at websrv.cecs.uci.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. incrementing the instruction counter, jump
    • G06F9/322—Address formation of the next instruction, e.g. incrementing the instruction counter, jump for non-sequential address
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/3016—Decoding the operand specifier, e.g. specifier format
    • G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same information or similar information or a subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction

Similar Documents

Publication Publication Date Title
Lekatsas et al. Design of an one-cycle decompression hardware for performance increase in embedded systems
Lekatsas et al. Code compression for low power embedded system design
US6892292B2 (en) Apparatus for one-cycle decompression of compressed data and methods of operation thereof
US6691305B1 (en) Object code compression using different schemes for different instruction types
US7051189B2 (en) Method and apparatus for processor code optimization using code compression
Lekatsas et al. SAMC: A code compression algorithm for embedded processors
US20100223237A1 (en) Lossless data compression and real-time decompression
US7203935B2 (en) Hardware/software platform for rapid prototyping of code compression technologies
CN103748550B (en) Method and apparatus for storing and translating sequences of entropy-encoded instructions into executable form
Xie et al. A code decompression architecture for VLIW processors
Benini et al. A class of code compression schemes for reducing power consumption in embedded microprocessor systems
Xie et al. Code compression for embedded VLIW processors using variable-to-fixed coding
Wang et al. Code compression for embedded systems using separated dictionaries
KR20220091361A (en) Method and apparatus for efficient deflate decompression using content-addressable data structures
Haas et al. HW/SW-database-codesign for compressed bitmap index processing
Lin et al. A unified processor architecture for RISC & VLIW DSP
Yan et al. Lossless compression decoders for bitstreams and software binaries based on high-level synthesis
Lekatsas et al. Coco: A hardware/software platform for rapid prototyping of code compression technologies
Lin et al. Code compression for VLIW embedded systems using a self-generating table
Wong et al. Coarse reconfigurable multimedia unit extension
Heikkinen Program Compression in Long Instruction Word: Application-specific Instruction-set Processors
Menon et al. Space/time tradeoffs in code compression for the tms320c62x processor
WO2004092913A2 (en) Digital processor apparatus with code compression and method
Zhang et al. A Scaleable DSP System for ASIP Design
Lekatsas et al. 1-cycle code decompression circuitry for performance increase of Xtensa-1040-based embedded systems