[go: up one dir, main page]

Lekatsas et al., 2000 - Google Patents

Code compression for low power embedded system design

Lekatsas et al., 2000

View PDF
Document ID
9171558637316417301
Author
Lekatsas H
Henkel J
Wolf W
Publication year
Publication venue
Proceedings of the 37th Annual Design Automation Conference

External Links

Snippet

We propose instruction code compression as an efficient method for reducing power on an embedded system. Our approach is the first one to measure and optimize the power consumption of a complete SOC (System--On--a--Chip) comprising a CPU, instruction …
Continue reading at dl.acm.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3808—Instruction prefetching for instruction reuse, e.g. trace cache, branch target cache
    • G06F9/381—Loop buffering
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/3017—Runtime instruction translation, e.g. macros
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. incrementing the instruction counter, jump
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Lekatsas et al. Code compression for low power embedded system design
US6732256B2 (en) Method and apparatus for object code compression and decompression for computer systems
Benini et al. Selective instruction compression for memory energy reduction in embedded systems
Debray et al. Profile-guided code compression
Lekatsas et al. Design of an one-cycle decompression hardware for performance increase in embedded systems
Benini et al. Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems
US6892292B2 (en) Apparatus for one-cycle decompression of compressed data and methods of operation thereof
Jacobson et al. Instruction pre-processing in trace processors
US7203935B2 (en) Hardware/software platform for rapid prototyping of code compression technologies
Benes et al. A fast asynchronous Huffman decoder for compressed-code embedded processors
Benini et al. Cached-code compression for energy minimization in embedded processors
Benini et al. A class of code compression schemes for reducing power consumption in embedded microprocessor systems
Lekatsas et al. Design and simulation of a pipelined decompression architecture for embedded systems
Xie et al. Profile-driven selective code compression [embedded systems]
Lekatsas et al. Code compression as a variable in hardware/software co-design
Benini et al. Memory energy minimization by data compression: algorithms, architectures and implementation
Lee et al. Improving energy efficiency of coarse-grain reconfigurable arrays through modulo schedule compression/decompression
Lekatsas et al. Coco: A hardware/software platform for rapid prototyping of code compression technologies
Bonny et al. Using Lin-Kernighan Algorithm for Look-up Table compression to improve code density
Beneš et al. A fast asynchronous Huffman decoder for compressed-code embedded processors
Piccinelli et al. Code compression for VLIW embedded processors
Wang et al. The feasibility of using compression to increase memory system performance
Xianhua et al. Efficient code size reduction without performance loss
Childers et al. Reordering memory bus transactions for reduced power consumption
Lekatsas et al. A decompression architecture for low power embedded systems