[go: up one dir, main page]

Voyiatzis et al., 2014 - Google Patents

On the generation of SIC pairs in optimal time

Voyiatzis et al., 2014

Document ID
11540642341800957747
Author
Voyiatzis I
Kavvadias D
Publication year
Publication venue
IEEE transactions on computers

External Links

Snippet

The application of single input change (SIC) pairs of test patterns is very efficient for sequential, ie stuck-open and delay fault testing. In this paper a novel implementation for the application of SIC pairs is presented and a formal proof of its completeness is provided. The …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/58—Random or pseudo-random number generators
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Devika et al. Design of reconfigurable LFSR for VLSI IC testing in ASIC and FPGA
Mohan et al. Review on LFSR for low power BIST
Devika et al. Programmable MISR modules for logic BIST based VLSI testing
Saleem et al. A programmable and parameterisable reseeding linear feedback shift register
Jose et al. Design of BIST (Built-In-Self-Test) embedded master-slave communication using SPI protocol
Voyiatzis et al. On the generation of SIC pairs in optimal time
Jamal et al. Analysis of test sequence generators for built-in self-test implementation
Shaochong et al. A class of SIC circuits: theory and application in BIST design
Mrozek et al. Universal address sequence generator for memory built-in self-test
CN101692117B (en) A Low Power Consumption Excitation Generation System
Ali et al. Design of a BIST implemented AES crypto-processor ASIC
Voyiatzis An ALU-based BIST scheme for word-organized RAMs
Hussain et al. An SIC-BS linear feedback shift register for low power BIST
Gao et al. BIST using Cellular Automata as test pattern generator and response compaction
Shabaz et al. Design of reconfigurable 2-D linear feedback shift register for built-in-self-testing of multiple system-on-chip cores
SAM Designing and Implementing a power Efficient BIST in a BCD Multiplier
Fotopoulos et al. A Reduced overhead Accumulator-based BIST scheme for Two-pattern generation
Voyiatzis SIC pair generation in optimal time using rotatable counters
Jahanirad et al. BIST-based online test approach for SRAM-based FPGAs
Voyiatzis et al. Arithmetic module-based built-in self test architecture for two-pattern testing
Jamal et al. FPGA Implementation of SIC Pair Generator
Voyiatzis et al. An effective two-pattern test generator for Arithmetic BIST
Voyiatzis et al. Accumulator-based built-in self-test generator for robustly detectable sequential fault testing
Voyiatzis Accumulator-based pseudo-exhaustive two-pattern generation
Jeswani et al. Using algebraic signatures to compress built-in self test on a chip