[go: up one dir, main page]

Choe et al., 2017 - Google Patents

Design of an fpga-based rtl-level can ip using functional simulation for fcc of a small uav system

Choe et al., 2017

Document ID
10985447342514368473
Author
Choe W
Han D
Min C
Kim S
Kim Y
Lee D
Publication year
Publication venue
International Journal of Aeronautical and Space Sciences

External Links

Snippet

In the aerospace industry, we have produced various models according to operational conditions and the environment after development of the base model is completed. Therefore, when design change is necessary, there are modification and updating costs of …
Continue reading at www.dbpia.co.kr (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Programme control for peripheral devices
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
    • H04L12/40—Bus networks
    • H04L2012/40208—Bus networks characterized by the use of a particular bus standard
    • H04L2012/40215—Controller Area Network CAN
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
    • H04L12/46—Interconnection of networks
    • H04L12/4604—LAN interconnection over a backbone network, e.g. Internet, Frame Relay
    • H04L12/462—LAN interconnection over a bridge based backbone
    • H04L12/4625—Single bridge functionality, e.g. connection of two networks over a single bridge

Similar Documents

Publication Publication Date Title
US9255968B2 (en) Integrated circuit with a high-speed debug access port
US20030144828A1 (en) Hub array system and method
CN103870390B (en) Method and apparatus for supporting unified debugging enironment
US20030033374A1 (en) Method and system for implementing a communications core on a single programmable device
CN104216311A (en) Method for providing a generic interface and microcontroller having a generic interface
US12153388B2 (en) Circuit for coupling a field bus and a local bus
CN104219333A (en) Method for providing a generic interface and microcontroller having a generic interface
US10050764B2 (en) Method for communicating data, communication controller and circuit arrangement
CN114179824A (en) Unmanned computing system
CN103885421B (en) A kind of STD bus controller
CA2135968C (en) Digital bus simulator integrated in a system for automatically testing electronic packages embarked on an aircraft
Choe et al. Design of an fpga-based rtl-level can ip using functional simulation for fcc of a small uav system
Szecówka et al. USB receiver/transmitter for FPGA implementation
US7426709B1 (en) Auto-generation and placement of arbitration logic in a multi-master multi-slave embedded system
Caprita et al. Improvement of automotive sensors by migrating AUTOSAR end-to-end communication protection library into hardware
CN114281753A (en) Missile inertia measurement front-end system
Zedan Operating system realization for real-time visualization of CAN-Bus data streams using Xilinx ZyncSoC
CN112836455A (en) A kind of SOC simulation method and system
Jeřábek Open-source and Open-hardware CAN FD Protocol Support
Afsin et al. C 3: configurable can fd controller: architecture, design and hardware implementation
Jose An FPGA implementation of 1553 protocol controller
Căpriţă et al. Safety automotive sensors and actuators with end-to-end protection (E2E) in the context of AUTOSAR embedded applications
Krishnamoorthy Design of an ASIC chip for a Controller Area Network (CAN) protocol controller
JP2008020960A (en) MP-SoC platform and design method thereof
Afşin C³: ayarlanabilir CAN FD kontrolcüsü: tasarım, gerçekleştirim ve değerlendirme