Jose, 2014 - Google Patents
An FPGA implementation of 1553 protocol controllerJose, 2014
View PDF- Document ID
- 421262353041555807
- Author
- Jose J
- Publication year
- Publication venue
- International Journal of Computer Information Systems and Industrial Management Applications
External Links
Snippet
In a modern military avionics system all the devices need to communicate as efficiently as possible with a minimum amount of hardware. 1553 is a dual-redundant, bi-directional, Manchester encoded, digital time division command/response data bus which eliminates the …
- 230000004044 response 0 abstract description 7
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. local area networks [LAN], wide area networks [WAN]
- H04L12/40—Bus networks
- H04L2012/40208—Bus networks characterized by the use of a particular bus standard
- H04L2012/40215—Controller Area Network CAN
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
- H04L1/0056—Systems characterized by the type of code used
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
- G06F15/163—Interprocessor communication
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10338560B2 (en) | Two-way architecture with redundant CCDL's | |
| KR101881623B1 (en) | Dynamically reconfigurable electrical interface | |
| US10574392B2 (en) | System. methods and devices for transmitting and/or receiving data using an inter communication link | |
| KR20170094250A (en) | Method for verifying the integrity of data transmission between a main upstream unit and a main downstream unit | |
| EP0883838B1 (en) | Shared bw architecture for applications with varying levels of integrity requirements | |
| Scholz et al. | Open source implementation of ECSS CAN bus protocol for CubeSats | |
| Jose et al. | Design of 1553 protocol controller for reliable data transfer in aircrafts | |
| Jose | An FPGA implementation of 1553 protocol controller | |
| Jose | Design of Manchester II bi-phase encoder for MIL-STD-1553 protocol | |
| Sourav et al. | Design and implementation of remote terminal for MIL-STD-1553 B | |
| US20200089583A1 (en) | Configuration and method to guarantee high integrity data in a redundant voting data system | |
| CN106130829B (en) | Bus test method and device | |
| Sushma et al. | Design and implementation of high performance mil-std-1553b bus controller | |
| Scholz et al. | SpaceCAN-A low-cost, reliable and robust control and monitoring bus for small satellites | |
| Santos et al. | Reliability increase for avionics data communication | |
| Krishnan et al. | A comparison of AFDX and 1553B protocols using formal verification | |
| Harrison | Commercial Standard | |
| Pradeep et al. | Comparison of CAN and flexray protocol for automotive application | |
| Amrutha et al. | FPGA Implementation of MIL-STD-1553B Protocol: A Review | |
| KR101928942B1 (en) | Apparatus and method for processing digital video data having verification module | |
| Zhou et al. | Research on wireless MIL-STD-1553B bus based on infrared technology | |
| Harrison | Commercial Standard Digital Bus | |
| Kappan et al. | Avionic Data acquisition system using MIL STD 1553B controller with IRIG-B timecode decoder | |
| Trafford et al. | Wireless bus interconnects for flexible and reliable CubeSat signal integrations | |
| Anuvindh et al. | Design of Processor Interface Logics on Field Programmable Gate Array for Spacecraft On-Board Computer |