RISC-V: ensure NaN boxing

What

All inputs to 'f32' float instructions (except moves) must be correctly NaN boxed.

Why

Required by spec, since XLEN>32.

This was picked up by the rv64ud-p-move test, an MR for which will open today

How

If an input is not correctly NaN boxed, treat it like the canonical NaN.