Audience
Designers in search of a tool to manage and accelerate their SoC design operations
About Siemens Aprisa
Designing at advanced process nodes requires a new place-and-route paradigm to manage the increasing complexity. Aprisa is a detail-route-centric physical design platform for the modern SoC. Aprisa digital implementation is an RTL2GDSII solution that offers complete synthesis and place-and-route functionality for top-level hierarchical designs and block-level implementation. It's tape-out quality correlation with signoff tools, both for STA timing and DRC, reduces design closure and ensures optimal performance, power, and area (PPA). Aprisa delivers optimal PPA out-of-the-box. This helps physical designers reduce the effort at each step of the place-and-route flow and achieve faster time-to-market Unified architecture and common analysis engines ensure excellent timing and DRC correlation between implementation steps and with signoff tools, greatly reducing the number of flow iterations and ECOs.
Other Popular Alternatives & Related Software
Proposify
Proposify is the online proposal software that gives you control and visibility into the most important stage of your sales process. The close. From deal design to sign-off, get the confidence and flexibility to dominate deals.
Create impressive sales documents that stay consistent and error-free.
Receive the insights to scale your process, make timely engagements, and accurately forecast.
Deliver a seamless sign-off experience for your customers and prospects.
Features include a flexible and user-friendly design editor, electronic signatures, CRM integrations, data-driven insights, interactive pricing, content management, approvals, and so much more.
Learn more
L-Edit Photonics
Design your photonic integrated circuit in a layout-centric flow. The designer can implement their design using either a drag-and-drop or a script-driven methodology. Both of those are in the same full custom IC design layout editor that drives the physical verification and tape-out processes. L-Edit Photonics enables the fast creation of a photonic design using a drag-and-drop methodology in an IC layout editor, without having to write a single line of code. Once the design is completed, a netlist can be extracted for photonic simulation. PIC design in a complete IC layout editor, Create a layout without writing a line of code. Supports a layout-centric design flow where a schematic is not needed. Schematic flow optional with S-Edit. A simulation netlist can be created as input into a photonic simulator. Photonic simulation is supported through integration with our partners. Photonic PDKs are available from multiple foundries.
Learn more
Oasys-RTL
Oasys-RTL addresses the need for higher capacity, faster runtimes, improved QoR, and physical awareness by optimizing at a higher level of abstraction and using integrated floorplanning and placement capabilities. Oasys-RTL provides better quality results by enabling physical accuracy, floorplanning, and fast optimization iterations to get to design closure on time. The power-aware synthesis capabilities include support for multi-threshold libraries, automatic clock gating, and UPF-based multi-VDD flow. During synthesis, Oasys-RTL inserts all the appropriate level shifters, isolation cells, and retention registers depending on the power intent as defined in the UPF. Oasys-RTL can create a floorplan directly from the design RTL using design dataflow and timing, power, area, and congestion constraints. It considers regions, fences, blockages, and other physical guidance using the advanced floorplan editing tools and automatically places macros, pins, and pads.
Learn more
Siemens PowerPro
PowerPro offers the most comprehensive set of features to RTL designers to “design-for-low-power”. It offers power estimation for both RTL and Gate-level designs, early power checks to quickly find power issues during RTL development, and clock and memory gating to optimize the design for power. PowerPro offers the most comprehensive set of features to RTL designers to “design-for-low-power”. It offers power analysis for both RTL and gate-level designs, early power checks to quickly find power issues during RTL development, and clock and memory gating to optimize the design for power. PowerPro delivers highly accurate estimations that are within 10% of signoff. This technology is built on advanced engines that enable a broad spectrum of analysis capabilities. PowerPro’s automatic power optimization delivers low-power RTL automatically with integrated logic equivalence checking. PowerPro’s automatic optimization is the only proven low-power RTL generation technology in the market today.
Learn more
Integrations
No integrations listed.
Company Information
Siemens
Founded: 1847
United States
eda.sw.siemens.com/en-US/ic/aprisa/
Videos and Screen Captures
You Might Also Like
Gen AI apps are built with MongoDB Atlas
MongoDB Atlas is the developer-friendly database used to build, scale, and run gen AI and LLM-powered apps—without needing a separate vector database. Atlas offers built-in vector search, global availability across 115+ regions, and flexible document modeling. Start building AI apps faster, all in one place.
Product Details
Platforms Supported
Windows
Linux
Training
Documentation
Webinars
In Person
Videos
Support
Phone Support
Online