[go: up one dir, main page]

WO2019016940A1 - Dispositif d'affichage et procédé de commande associé - Google Patents

Dispositif d'affichage et procédé de commande associé Download PDF

Info

Publication number
WO2019016940A1
WO2019016940A1 PCT/JP2017/026455 JP2017026455W WO2019016940A1 WO 2019016940 A1 WO2019016940 A1 WO 2019016940A1 JP 2017026455 W JP2017026455 W JP 2017026455W WO 2019016940 A1 WO2019016940 A1 WO 2019016940A1
Authority
WO
WIPO (PCT)
Prior art keywords
data
initialization
signal lines
circuit
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2017/026455
Other languages
English (en)
Japanese (ja)
Inventor
史幸 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to PCT/JP2017/026455 priority Critical patent/WO2019016940A1/fr
Publication of WO2019016940A1 publication Critical patent/WO2019016940A1/fr
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3275—Details of drivers for data electrodes
    • G09G3/3291—Details of drivers for data electrodes in which the data driver supplies a variable data voltage for setting the current through, or the voltage across, the light-emitting elements

Definitions

  • the present invention relates to a display device, and more particularly to a display device including a display element driven by current such as an organic EL (Electro Luminescence) display device and a method of driving the same.
  • a display element driven by current such as an organic EL (Electro Luminescence) display device and a method of driving the same.
  • organic EL display devices provided with pixel circuits including organic electro luminescence (Electro Luminescence) elements (hereinafter referred to as “organic EL elements”) have been put to practical use.
  • the pixel circuit of the organic EL display device includes, in addition to the organic EL element, a drive transistor, a write control transistor, a holding capacitor, and the like.
  • a thin film transistor (hereinafter referred to as "TFT") is used for the drive transistor and the write control transistor, and a holding capacitor is connected to a gate terminal as a control terminal of the drive transistor.
  • the organic EL element is a self-luminous display element that emits light with luminance according to the amount of current flowing therethrough.
  • the driving transistor is provided in series with the organic EL element, and controls the amount of current flowing to the organic EL element in accordance with the voltage held by the holding capacitor.
  • Patent Documents 1 to 3 The matters relating to the organic EL display as described above are described in Patent Documents 1 to 3.
  • Patent Document 1 in a pixel circuit of a display device having an organic light emitting element, an initialization voltage is determined in accordance with a threshold voltage fluctuation of the drive transistor M1 or a change in gradation data. It is described that the voltage difference is made constant (paragraphs [0041] to [0046], [0067]).
  • Patent Document 3 mentions a configuration in which a reset voltage Vrst applied to bring the drive transistor 11a constituting the pixel 16 in the EL display device into a reset state is changed according to the video signal voltage Vdata (paragraph [ 0036].
  • the time required for the threshold compensation (hereinafter referred to as “time required for threshold compensation”) is
  • the initial gate-source voltage Vgs0 corresponds to the difference between the initial voltage Vini and the data voltage, depending on the gate-source voltage Vgs (hereinafter referred to as "initial gate-source voltage Vgs0") of the drive transistor at the start of charging.
  • the threshold compensation required time depends on the data voltage, and the threshold compensation required time differs depending on the gradation value of the pixel to be formed by the pixel circuit.
  • the initial gate-source voltage Vgs0 when forming a high gradation pixel (when the data voltage is low), the initial gate-source voltage Vgs0 is small, so data The charging speed of the holding capacitor by the voltage is low, and the time required for threshold compensation becomes long. It is conceivable to use a sufficiently low voltage as the initial voltage Vini to increase the charge rate. However, when the initial voltage Vini is lowered, when forming a low gradation pixel (when the data voltage is high), since the difference between the data voltage and the initial voltage Vini is large, the time required for threshold compensation becomes long.
  • the time which can be secured for charging the storage capacitor by the data voltage is also shortened. For this reason, depending on the gradation value of the pixel, the time required for threshold compensation may be insufficient, and the display quality may be degraded.
  • Patent Document 1 good compensation performance can be ensured by making the voltage difference between the initialization voltage and the gradation data constant.
  • each pixel circuit needs a pre-data write operation for making the voltage difference between the initialization voltage and the gradation data constant.
  • Patent Document 3 does not disclose a specific configuration for making the voltage difference between the initialization voltage and the gradation data constant.
  • an organic EL display device or the like capable of sufficiently performing threshold compensation in the pixel circuit regardless of the gradation value of each pixel of the image to be displayed without requiring addition / change of the configuration or the predata write operation for the pixel circuit. It is desirable to provide a current driven display device.
  • a display device includes a plurality of data signal lines, a plurality of scanning signal lines intersecting the plurality of data lines, the plurality of data signal lines, and the plurality of scanning signal lines. And a plurality of pixel circuits arranged in a matrix along the A plurality of initialization signal lines disposed to correspond to the plurality of data signal lines, A data signal line drive circuit for driving the plurality of data signal lines; And a scanning signal line drive circuit for selectively driving the plurality of scanning signal lines, Each of the plurality of pixel circuits corresponds to any one of the plurality of data signal lines and corresponds to any one of the plurality of scanning signal lines, Each pixel circuit includes a display element driven by a current, a drive transistor connected in series with the display element to control a drive current of the display element, and a control terminal of the drive transistor connected to a control terminal of the drive transistor.
  • the data signal line drive circuit is A plurality of drive data signals in the form of an analog voltage signal generated by delaying a plurality of data signals representing an image to be displayed by a predetermined time are generated, and the plurality of drive data signals are applied to the plurality of data signal lines, respectively.
  • Driving signal generation circuit A plurality of initialization signals each having a plurality of values obtained by subtracting or adding the same predetermined value to each value of the plurality of data signals according to the configuration of the pixel circuit in the form of an analog voltage signal
  • an initialization signal generation circuit that generates and applies the plurality of initialization signals to the plurality of initialization signal lines.
  • a driving method includes a plurality of data signal lines, a plurality of scanning signal lines crossing the plurality of data lines, the plurality of data signal lines, and the plurality of scanning signals.
  • a method of driving a display device comprising: a plurality of pixel circuits arranged in a matrix along a line, The display device further includes a plurality of initialization signal lines arranged to correspond to the plurality of data signal lines, Each of the plurality of pixel circuits corresponds to any one of the plurality of data signal lines and corresponds to any one of the plurality of scanning signal lines, Each pixel circuit includes a display element driven by a current, a drive transistor connected in series with the display element to control a drive current of the display element, and a control terminal of the drive transistor connected to a control terminal of the drive transistor.
  • the voltage of the corresponding initialization signal line is applied to the holding capacitor before the corresponding scanning signal line is in the selected state, and the corresponding scanning signal line is When in the selected state, the drive transistor is diode-connected, and the voltage of the corresponding data signal line is applied to the holding capacitor via the drive transistor.
  • the driving method is A data signal line driving step for driving the plurality of data signal lines; And a scan signal line drive step of sequentially selecting the plurality of scan signal lines,
  • the data signal line driving step Generating, in the form of an analog voltage signal, a plurality of driving data signals in which a plurality of data signals representing an image to be displayed are delayed by a predetermined time; Applying the plurality of driving data signals to the plurality of data signal lines, respectively;
  • a plurality of initialization signals each having a plurality of values obtained by subtracting or adding the same predetermined value to each value of the plurality of data signals according to the configuration of the pixel circuit in the form of an analog voltage signal Generating steps, Applying the plurality of generated initialization signals to the plurality of initialization signal lines.
  • the voltage of the corresponding initialization signal line is applied to the holding capacitor before the corresponding scanning signal line is selected, and the corresponding scanning signal line is selected.
  • the drive transistor is diode-connected, and the voltage of the corresponding data signal line is applied to the holding capacitor through the drive transistor.
  • a plurality of drive data signals obtained by delaying a plurality of data signals representing an image to be displayed by a predetermined time are applied in the form of analog voltage signals to the plurality of data signal lines, and the plurality of initialization signals
  • a plurality of initialization signals each having a plurality of values obtained by subtracting or adding the same predetermined value to each value of the plurality of data signals according to the configuration of the pixel circuit are analog voltage signals Applied in the form of
  • the voltage between the control terminal of the drive transistor and the conduction terminal on the data signal line side is related to the voltage of the corresponding data signal line (voltage indicating pixel data to be written).
  • the same predetermined value is obtained. As this predetermined value increases, the amount of charge in the holding capacitor increases, but the display is made by determining the predetermined value in advance from the viewpoint of shortening the time required for threshold compensation taking into account the amount of charge and the compensation speed. The variation and fluctuation of the threshold voltage of the drive transistor in each pixel circuit can be sufficiently compensated regardless of the gradation value of each pixel of the image to be processed.
  • FIG. 1 is a block diagram showing an entire configuration of a display device according to a first embodiment. It is a circuit diagram showing composition of a pixel circuit in a 1st embodiment of the above. It is a signal waveform diagram for demonstrating the drive of the display apparatus which concerns on the said 1st Embodiment. It is a block diagram for demonstrating initialization operation
  • FIG. 16 is a circuit diagram for describing a configuration of a demultiplexer included in a data signal line drive circuit in the third embodiment. It is a signal waveform diagram for demonstrating the drive of the display apparatus which concerns on the said 3rd Embodiment.
  • FIG. 21 is a circuit diagram for describing an initialization operation of a control terminal of a drive transistor in a pixel circuit in the third embodiment.
  • a gate terminal corresponds to a control terminal
  • one of a drain terminal and a source terminal corresponds to a first conduction terminal
  • the other corresponds to a second conduction terminal.
  • the transistors in each embodiment are described as being all P-channel transistors, the present invention is not limited thereto.
  • the transistor in each embodiment is, for example, a thin film transistor, the present invention is not limited thereto.
  • “connection” in the present specification means “electrical connection” unless specifically stated otherwise, and in the range not departing from the gist of the present invention, not only when it means direct connection but also other connections. It also includes the case of implying an indirect connection through an element.
  • FIG. 1 is a block diagram showing the overall configuration of a display device 10 according to the first embodiment.
  • the display device 10 is an organic EL display device that performs internal compensation. That is, in the display device 10, when writing pixel data to each pixel circuit, the storage capacitor is charged with the voltage (data voltage) of the data signal through the drive transistor in the diode connection state in the pixel circuit. Variations and fluctuations in the threshold voltage of the drive transistor are compensated (details will be described later).
  • the display device 10 includes a display unit 11, a display control circuit 20, a data side drive circuit (also referred to as “data driver”) 30, and a scanning signal line drive / emission control circuit 40.
  • the scanning signal line drive / light emission control circuit 40 is a dual circuit of a scanning signal line drive circuit (also referred to as “gate driver”) and a light emission control circuit (also referred to as emission driver). The circuit and the light emission control circuit may be separated. Further, the scanning signal line drive / light emission control circuit 40 may be formed integrally with the display unit 11.
  • the display unit 11 includes m (m is an integer of 2 or more) data signal lines D1 to Dm and n + 1 (n is an integer of 2 or more) scan signal lines G0 to Gn crossing these.
  • N emission control lines (also referred to as "emission lines") E1 to En are arranged along n scanning signal lines G1 to Gn, respectively, and m emission data lines D1 to Dm are respectively provided.
  • m initialization signal lines VINI1 to VINIm are arranged.
  • the display unit 11 is provided with m ⁇ n pixel circuits 15.
  • the m ⁇ n pixel circuits 15 include m data signal lines D1 to Dm and n data circuits.
  • each pixel circuit 15 corresponds to any one of m data signal lines D1 to Dm, and n scanning signal lines G1 to
  • the pixel circuit corresponding to the i-th scanning signal line Gi and the j-th data signal line Dj is referred to as “i-th row j-th column And the symbol “Pix (j, i)”.
  • the m initialization signal lines VINI1 to VINIm correspond to the m data signal lines D1 to Dm, respectively
  • the n emission control lines E1 to En correspond to the n scanning signal lines G1 to Gn, respectively.
  • each pixel circuit 15 corresponds to any one of m initialization signal lines VINI 1 to VINIm, and also corresponds to any one of n emission control lines E 1 to En.
  • the m data signal lines D1 to Dm and the m initialization signal lines VINI1 to VINIm are connected to the data side drive circuit 30, and the data side drive circuit 30 functions as a data signal line drive circuit.
  • the n + 1 scanning signal lines G 0 to Gn and the n light emission control lines E 1 to En are connected to the scanning side drive / light emission control circuit 40.
  • the display unit 11 is provided with a power supply line (not shown) common to the pixel circuits 15. More specifically, a power supply line for supplying a high level power supply voltage ELVDD for driving an organic EL element to be described later (hereinafter referred to as "high level power supply line” and denoted by the same reference symbol ELVDD as the high level power supply voltage) And a power supply line for supplying a low level power supply voltage ELVSS for driving the organic EL element (hereinafter referred to as a "low level power supply line” and denoted by the same reference symbol ELVSS as the low level power supply voltage). . These voltages ELVDD and ELVSS are supplied from a power supply circuit (not shown).
  • the display control circuit 20 receives an input signal Sin including image information representing an image to be displayed and timing control information for image display from the outside of the display device 10, and based on the input signal Sin, the data side control signal Scd and scanning The side control signal Scs is generated, and the data side control signal Scd is output to the data side drive circuit (data signal line drive circuit) 30, and the scan side control signal Scs is output to the scan signal line drive / emission control circuit 40.
  • the data side drive circuit 30 includes a serial / parallel conversion / latch circuit 32, a data signal delay circuit 34, a look-up table (hereinafter abbreviated as "LUT") 36, and an initial / data voltage generation circuit 38.
  • the data side drive circuit 30 functions as a drive signal generation circuit that generates data signals D (1, i) to D (m, i) for driving the data signal lines D1 to Dm, and an initialization signal. It also functions as an initialization signal generation circuit that generates initialization signals Vini (1, i + 1) to Vini (m, i + 1) to be supplied to lines VINI1 to VINIm (this point is the data side in the second embodiment described later). The same applies to the drive circuit 30b).
  • the data side control signal Scd supplied from the display control circuit 20 to the data side drive circuit 30 includes a digital image signal DA representing an image to be displayed, a data side start pulse signal DSP, a data side clock signal DCK, and a latch pulse. Based on these signals, serial / parallel conversion / latch circuit 32 converts digital image signal DA representing an image to be displayed from serial form to parallel form, and based on latch pulse signal LS. The data for one line of the image to be displayed is output in parallel for each horizontal period.
  • a serial-parallel conversion / latch circuit 32 are m internal digital signals d (1, i) to d (m,) corresponding to one row of image data to be written to the display section 11 in the i-th horizontal period immediately before the i-1 horizontal period. i) is output in parallel, and the outputs of the internal digital signals d (1, i) to d (m, i) are maintained during the (i-1) th horizontal period (see FIGS. 3 and 4 described later).
  • the data signal delay circuit 34 delays the internal digital signals d (1, i) to d (m, i) for one row output from the serial / parallel conversion / latch circuit 32 by one horizontal period.
  • these internal digital signals d (1, i) to d (m, i) are output from the data signal delay circuit 34 in the ith horizontal period.
  • d (1, i + 1) to d (m, i + 1) are output in parallel.
  • the predetermined value ⁇ V is a fixed value, and an appropriate value is determined in advance in consideration of a compensation speed described later and a charge amount at the time of data writing.
  • the initial / data voltage generation circuit 38 functions as a DA converter, and outputs m internal digital signals d (1, i) to d (m, i) output from the data signal delay circuit 34 to m analog voltage signals.
  • a first DA conversion circuit for converting data signals D (1, i) to D (m, i), and initialization of m initialization digital signals output from the LUT 36 into m analog voltage signals
  • a second DA conversion circuit for converting signals Vini (1, i + 1) to Vini (m, i + 1), respectively.
  • the initial / data voltage generation circuit 38 has an output buffer circuit realized by using a voltage follower or the like, and in the i-th horizontal scanning period, the data signals D (1, i) to D (m, i) Is output through the output buffer circuit and applied to the data signal lines D1 to Dm in the display unit 11, and the initialization signals Vini (1, i + 1) to Vini (m, i + 1) are output through the output buffer circuit. Then, the signal is outputted and applied to initialization signal lines VINI1 to VINIm in the display unit 11, respectively.
  • the data signal D (j, i) indicates pixel data to be written to the pixel circuit Pix (j, i) in the i-th row and the j-th column.
  • the scan signal line drive / light emission control circuit 40 drives the scan signal lines G0 to Gn and the light emission control lines E1 to En based on the scan side control signal Scs from the display control circuit 20. More specifically, the scanning signal line drive / light emission control circuit 40 sequentially selects one scanning signal line from the scanning signal lines G0 to Gm based on the scanning side control signal Scs, and selects the selected scanning signal line Gk. Apply an active signal (low level voltage) to it. As a result, the m pixel circuits Pix (1, k) to Pix (m, k) corresponding to the selected scanning signal line Gk (1 ⁇ k ⁇ n) are collectively selected.
  • the data-side drive circuit 30 In the k-th horizontal period, the data-side drive circuit 30 generates m data signals D (1, k) to D (m, k) corresponding to the digital image signal DA based on the data-side control signal Scd.
  • the data signal lines D1 to Dm are respectively applied.
  • voltages of m data signals D (1, k) to D (m, k) are selected as pixel data in the selected m pixel circuits Pix (1, k) to Pix (m, k). Will be written.
  • the scanning signal line drive / light emission control circuit 40 applies a light emission control signal (high level voltage) indicating no light emission in the (i-1) -th horizontal period and the ith horizontal period to the ith light emission control line Ei.
  • a light emission control signal (low level voltage) indicating light emission is applied.
  • the organic EL elements in the pixel circuit (hereinafter also referred to as "pixel circuit in the i-th row") Pix (1, i) to Pix (m, i) corresponding to the i-th scanning signal line Gi are the light emission control lines Ei. While the voltage is low, that is, while the light emission control line Ei is in the selected state, light is emitted with luminance according to the data voltage written to the pixel circuits Pix (1, i) to Pix (m, i).
  • FIG. 2 is a circuit diagram showing a configuration of the pixel circuit 15, and more specifically, a circuit diagram showing a configuration of a pixel circuit Pix (j, i) corresponding to the i-th scanning signal line Gi and the j-th data signal line Dj. (1 ⁇ i ⁇ n, 1 ⁇ j ⁇ m).
  • the pixel circuit 15 includes an organic EL element OLED, a drive transistor M1, a write transistor M2, a compensation transistor M3, an initialization transistor M4, a power supply transistor M5, a light emission control transistor M6, and , And includes a data holding capacitor C1 for holding a data voltage.
  • corresponding scanning signal lines (referred to as “corresponding scanning signal lines” for convenience in the description focusing on the pixel circuits) Gi, and scanning signal lines (scanning signal lines G1 to Gn) immediately before the corresponding scanning signal lines Gi.
  • the scanning signal line immediately before in the scanning order which is referred to as “preceding scanning signal line” Gi-1 for convenience in the description focusing on the pixel circuit
  • the corresponding emission control line for convenience in the description focusing on the pixel circuit Line “) Ei
  • the corresponding data signal line (referred to as“ corresponding data signal line ”for convenience in the description focusing on the pixel circuit) Dj
  • the corresponding initialization signal line (corresponding corresponding to the description focusing on the pixel circuit Are connected, the high level power supply line ELVDD, and the low level power supply line ELVSS.
  • the write transistor M2 has a gate terminal connected to the corresponding scanning signal line Gi and a source terminal connected to the corresponding data signal line Dj, and functions as a switching element.
  • the write transistor M2 supplies the voltage of the corresponding data signal line Dj, that is, the voltage of the data signal D (j, i) as the data voltage to the drive transistor M1 in response to the selection of the corresponding scan signal line Gi.
  • the source terminal as the first conduction terminal of the drive transistor M1 is connected to the drain terminal of the write transistor M2.
  • the drive transistor M1 supplies a drive current I corresponding to the gate-source voltage Vgs to the organic EL element OLED.
  • the compensation transistor M3 is provided between the gate terminal as the control terminal of the drive transistor M1 and the drain terminal as the second conduction terminal, and functions as a switching element.
  • the gate terminal of the compensation transistor M3 is connected to the corresponding scanning signal line Gi.
  • the compensation transistor M3 makes the drive transistor M1 in a diode connection state according to the selection of the corresponding scanning signal line Gi.
  • the gate terminal of the initialization transistor M4 is connected to the preceding scan signal line Gi-1, and is provided between the gate terminal of the drive transistor M1 and the corresponding initialization signal line VINIj, and functions as a switching element.
  • the initializing transistor M4 applies the voltage of the corresponding initializing signal line VINIj, that is, the voltage of the initializing signal Vini (j, i) to the data holding capacitor C1 in response to the selection of the preceding scanning signal line Gi-1.
  • the voltage (hereinafter referred to as "gate voltage”) Vg of the gate terminal of the drive transistor M1 is initialized.
  • the power supply transistor M5 has a gate terminal connected to the light emission control line Ei, is provided between the high level power supply line ELVDD and the first conductive terminal of the drive transistor M1, and functions as a switching element.
  • the power supply transistor M5 supplies the high level power supply voltage ELVDD to the source terminal as the first conduction terminal of the drive transistor M1 according to the selection of the light emission control line Ei.
  • the light emission control transistor M6 has a gate terminal connected to the light emission control line Ei, is provided between the drain terminal as the second conduction terminal of the drive transistor M1 and the anode of the organic EL element OLED, and functions as a switching element Do.
  • the light emission control transistor M6 transmits the drive current I to the organic EL element OLED in accordance with the selection of the light emission control line Ei.
  • the data holding capacitor C1 has a first terminal connected to the high level power supply line ELVDD, and a second terminal connected to the gate terminal of the driving transistor M1.
  • the data holding capacitor C1 is charged with the voltage (data voltage) of the corresponding data signal line Dj when the corresponding scanning signal line Gi is in the selected state, and holds the data voltage written by this charging, thereby the corresponding scanning.
  • the gate voltage Vg of the drive transistor M1 is maintained.
  • the voltage of the corresponding initialization signal line VINIj is applied to (the second terminal of) the data holding capacitor C1 in accordance with the selection of the preceding scanning signal line Gi-1, so that the gate voltage of the drive transistor M1 Vg is initialized.
  • the organic EL element OLED has an anode connected to the second conduction terminal of the drive transistor M1 via the light emission control transistor M6, and a cathode connected to the low level power supply line ELVSS.
  • the organic EL element OLED emits light at a luminance corresponding to the drive current I.
  • FIG. 3 is a signal waveform diagram for explaining the driving of the display device 10 according to the present embodiment
  • FIG. 4 is an initial stage of the gate terminal of the drive transistor M1 of the pixel circuit Pix (j, i) in the present embodiment. It is a block diagram for demonstrating the conversion operation.
  • FIG. 3 shows changes in respective signals in initialization and pixel data writing in the pixel circuit Pix (j, i) in the i-th row and the j-th column.
  • a period from time t1 to t6 is a non-light emission period of the pixel circuits Pix (1, i) to Pix (m, i) in the i-th row.
  • the period from time t2 to t4 is the (i-1) -th horizontal period
  • the period from time t2 to t3 is the selection period of the (i-1) -th scanning signal line Gi-1 ("i-1st scanning selection period" or It is called "scanning selection period”.
  • the scan selection period (t2 to t3) corresponds to the discharge period of the pixel circuits Pix (1, i) to Pix (m, i) in the i-th row, and the pixel circuits Pix (1, i) on the i-1th row. It also corresponds to the write / threshold compensation period of ⁇ 1) to Pix (m, i ⁇ 1).
  • the period from time t4 to t7 is the ith horizontal period
  • the period from time t4 to t5 is the selection period of the ith scanning signal line Gi (referred to as "the ith scanning selection period” or simply “scanning selection period”) .
  • the scan selection period (t4 to t5) corresponds to the write / threshold compensation period of the pixel circuits Pix (1, i) to Pix (m, i) in the i-th row, and the pixel circuit Pix (i + 1) -th row is selected. , I + 1) to Pix (m, i + 1).
  • Data signal D (j, i-1) is applied to data signal line Dj by data side drive circuit 30 from time t1 to the start time t2 of the (i-1) th scan selection period, and the initialization signal line An initialization signal Vini (j, i) is applied to VINIj.
  • the operation of the data side drive circuit 30 at this time will be described with reference to FIG.
  • the serial-to-parallel conversion / latch circuit 32 From time t1 to the start time t2 of the (i-1) -th horizontal period, the serial-to-parallel conversion / latch circuit 32 generates the pixel circuits Pix (1, i) to Pix in the i-th row of the display unit 11 in the i-th horizontal period. Outputting m internal digital signals d (1, i) to d (m, i) corresponding to one line of image data to be written to (m, i) in parallel (see FIG. 4); The output of the internal digital signals d (1, i) to d (m, i) is maintained during the -1 scanning selection period (t2 to t3).
  • Data signal delay circuit 34 delays internal digital signals d (1, i) to d (m, i) for one row by one horizontal period. Therefore, these internal digital signals d (1, i) to d (m, i) are output from data signal delay circuit 34 in the ith horizontal period (see FIG. 1).
  • the internal digital signals d (1, i-1) to d (m,) for one row stored in the data signal delay circuit 34. i-1) is output from the data signal delay circuit 34 and input to the initial / data voltage generation circuit 38.
  • the internal digital signals d (1, i) to d (m, i) output from the serial / parallel conversion / latch circuit 32 are also input to the LUT 36, thereby subtracting their respective values by a predetermined value ⁇ V. It is converted into m digital signals having values. These m digital signals are also input to the initial / data voltage generation circuit 38 as m digital initialization signals.
  • the initial / data voltage generation circuit 38 generates m internal digital signals d (1, i-1) to d (m, i-1) output from the data signal delay circuit 34.
  • Data signals D (1, i-1) to D (m, i-1) which are analog voltage signals are respectively converted.
  • These data signals D (1, i-1) to D (m, i-1) are applied to the data signal lines D1 to Dm in the display unit 11 at least during the (i-1) th scan selection period (t2 to t3). Each is applied (see FIG. 3).
  • the initial / data voltage generation circuit 38 converts the m initialization digital signals output from the LUT 36 into initialization signals Vini (1, i) to Vini (m, i) which are m analog voltage signals. Do. These initialization signals Vini (1, i) to Vini (m, i) are respectively applied to initialization signal lines VINI1 to VINIm in the display unit 11 at least during the (i-1) th scan selection period (t2 to t3). (See Figure 3).
  • the voltage of the data signals D (1, i-1) to D (m, i-1) becomes a data signal by the operation of the data side drive circuit 30 as described above.
  • the pixel circuits Pix (1, i-1) to Pix (m, i-1) in the (i-1) -th row are written via the lines D1 to Dm. Further, by the operation of the data side drive circuit 30, the voltage of the initialization signals Vin (1, i) to Vini (m, i) is set to the pixel circuit Pix in the i-th row through the initialization signal lines VINI1 to VINIm.
  • the voltages are respectively given as (1, i) to Pix (m, i) as initialization voltages.
  • the voltage of the corresponding initialization signal line VINIj is applied to the data holding capacitor C1 through the initialization transistor M4, whereby the charge of the data holding capacitor C1 is generated. Is discharged to initialize the gate voltage Vg of the drive transistor M1.
  • the serial-to-parallel conversion / latch circuit 32 generates the pixel circuit Pix in the (i + 1) th row of the display unit 11 in the (i + 1) -th horizontal period from the end time t3 of the i-1th scan selection period to the start time t4 of the i-th horizontal period.
  • M internal digital signals d (1, i + 1) to d (m, i + 1) corresponding to one row of image data to be written to (1, i + 1) to Pix (m, i + 1) are output in parallel (see FIG. 1), maintaining the output of the internal digital signals d (1, i + 1) to d (m, i + 1) for at least the ith scan selection period (t4 to t5).
  • the data signal delay circuit 34 delays the internal digital signals d (1, i + 1) to d (m, i + 1) for one row output from the serial / parallel conversion / latch circuit 32 by one horizontal period.
  • the internal digital signal d (1, i) for one row stored in data signal delay circuit 34 from the end time t3 of the (i-1) th scan selection period to the start time t4 of the ith horizontal period. ... D (m, i) are output from the data signal delay circuit 34 and input to the initial / data voltage generation circuit 38.
  • the internal digital signals d (1, i + 1) to d (m, i + 1) output from the serial / parallel conversion / latch circuit 32 are also input to the LUT 36, thereby subtracting their respective values by a predetermined value ⁇ V. It is converted into m digital signals having values. These m digital signals are also input to the initial / data voltage generation circuit 38 as m digital initialization signals.
  • the initial / data voltage generation circuit 38 outputs m internal digital signals d (1, i) to d (m, i) output from the data signal delay circuit 34 to m analog voltage signals.
  • Each data signal D (1, i) to D (m, i) is converted.
  • These data signals D (1, i) to D (m, i) are respectively applied to data signal lines D1 to Dm in the display unit 11 at least during the i-th scan selection period (t4 to t5) (see FIG. 3).
  • the initial / data voltage generation circuit 38 converts the m initialization digital signals output from the LUT 36 into initialization signals Vini (1, i + 1) to Vini (m, i + 1) which are m analog voltage signals. Do.
  • initialization signals Vini (1, i + 1) to Vini (m, i + 1) are respectively applied to initialization signal lines VINI1 to VINIm in display unit 11 at least during the i-th scan selection period (t4 to t5). (See Figure 3).
  • the voltage of the data signals D (1, i) to D (m, i) is transmitted through the data signal lines D1 to Dm by the operation of the data side drive circuit 30 as described above.
  • the data is written to the pixel circuits Pix (1, i) to Pix (m, i) in the i-th row.
  • the voltage of the corresponding data signal line Dj is applied to the data holding capacitor C1 through the drive transistor M1 in the diode connection state.
  • variations and fluctuations in the threshold voltage of the drive transistor M1 are compensated.
  • the operation of the pixel circuit at this time will be described with reference to FIG. 2 focusing on the pixel circuit Pix (j, i) in the i-th row and the j-th column.
  • the initialization transistor M4 is in the on state in the (i-1) th scan selection period (t2 to t3), and the voltage of the corresponding initialization signal line VINIj is
  • the gate voltage Vg of the drive transistor M1 is initialized to the voltage of the initialization signal Vini (j, i) by being supplied to the data holding capacitor C1 through the initialization transistor M4.
  • the initialization signal Vini (j, i) is an analog voltage signal generated by the above-described operation in the data side drive circuit 30 (see FIG.
  • the gate voltage Vg of the drive transistor M1 has the value of the initialization signal Vini (j, i) represented by the above equation (1).
  • the write transistor M2 and the compensation transistor M3 are in the on state, and the voltage of the corresponding data signal line Dj, that is, the voltage of the data signal D (j, i) Data holding capacitor C1 is applied through transistor M2 and drive transistor M1 in a diode connection state.
  • the gate voltage Vg of the drive transistor M1 changes toward a value corresponding to the data signal D (j, i).
  • the gate voltage Vg is D (j, i) from the value of the initialization signal Vini (j, i) in the ith selection scan period (t4 to t5). It changes toward)-
  • the gate voltage Vg has reached D (j, i)-
  • the write transistor M2 and the compensation transistor M3 change to the off state, and after time t5, the data holding capacitor C1 holds the voltage indicated by ELVDD-D (j, i) +
  • the voltage of the light emission control line Ei changes to the low level.
  • the power supply transistor M5 and the light emission control transistor M6 are turned on.
  • This current I1 is expressed by the following equation using a constant K relating to the characteristics of the drive transistor M1, assuming that the gate-source voltage of the drive transistor M1 is Vgs (> 0).
  • I1 K (Vgs-
  • Vgs ELVDD-D (j, i) +
  • I1 K (ELVDD-D (j, i) +
  • ) K (ELVDD-D (j, i)) 2 ... (4)
  • the organic EL element OLED sets the voltage of the data signal D (j, i) written as the data voltage to the pixel circuit Pix (j, i) regardless of the threshold voltage Vth of the drive transistor M1. It emits light with the corresponding brightness.
  • the voltage of the data signal D (j, i) is the data voltage (pixel data) in the i-th scan selection period (t4 to t5) This is a period during which data is written to the data holding capacitor C1. At this time, the data voltage is written via the drive transistor M1 in the diode connection state to compensate for variations and fluctuations in the threshold voltage. Therefore, the ith scan selection period (t4 to t5) corresponds to the threshold compensation period.
  • the compensation speed of the threshold voltage of the drive transistor M1 depends on the gate-source voltage of the drive transistor M1, that is, the initial gate-source voltage Vgs0 at the start time t4 of the threshold compensation period, and the initial gate-source voltage Vgs0 (> 0 The larger the compensation speed, the larger the compensation speed.
  • the compensation speed does not depend on the data voltage (data signal D (j, i)) to be written to the pixel circuit Pix (j, i).
  • the compensation speed is increased.
  • data is held in the selected scanning period (t4 to t5) as the threshold compensation period.
  • the charge amount (charge amount to be stored) in the capacitor C1 becomes large. Therefore, in the present embodiment, an appropriate predetermined value ⁇ V is determined in advance based on computer simulation, experiments, or the like from the viewpoint of shortening the time required for threshold value compensation in consideration of the charge amount and the compensation speed.
  • the initialization signal Vini (j, i) to be supplied to each pixel circuit Pix (j, i) is a value obtained by subtracting the predetermined value ⁇ V from the value of the data signal D (j, i). Therefore, the gate-source voltage Vgs at the start of the threshold compensation period, that is, the initial gate-source voltage Vgs0 becomes equal to the predetermined value ⁇ V. Therefore, according to the present embodiment, even if the horizontal period is shortened due to the increase in resolution of the display device, the variation in threshold voltage of the drive transistor in each pixel circuit or the threshold value of each pixel of the image to be displayed. Fluctuation compensation (internal compensation) can be sufficiently performed.
  • Second embodiment> In the data-side drive circuit 30b according to the first embodiment, m internal digital signals d (1) corresponding to one row of image data to be written to the pixel circuits Pix (1, i) to Pix (m, i). , I) to d (m, i) by performing digital processing by data signal delay circuit 34 and LUT 36, m internal digital signals and m initialization digital signals delayed by one horizontal period are generated. Data signals D (1, i) to D (m, i) as analog voltage signals to be applied to the data signal lines D1 to Dm in the i-th selection scanning period are generated by DA conversion of these signals.
  • the configuration of the data side drive circuit 30 is not limited to such a configuration.
  • the data driver circuit may output m internal digital signals d (1, i) to d (m) corresponding to one row of image data to be written to the pixel circuits Pix (1, i) to Pix (m, i).
  • FIG. 5 is a block diagram showing the overall configuration of a display device 10b according to the second embodiment.
  • the display device 10b is also an organic EL display device that performs internal compensation.
  • the configuration of the data side drive circuit 30b is different from the configuration of the data side drive circuit 30 in the first embodiment, but the other configuration and the operation of the other configuration are the first embodiment. (See FIGS. 1 to 3 and 5). Therefore, in the following, the same reference numerals are given to the same parts as those of the first embodiment in the configuration of the present embodiment, and the detailed description will be omitted.
  • the present embodiment will be described focusing on the data side drive circuit 30b.
  • the data side drive circuit 30b in this embodiment includes a serial-parallel conversion / latch circuit 32, a DA conversion circuit 33, a data signal delay circuit 34a as an analog delay circuit, an analog subtraction circuit 36a, and an output.
  • a buffer circuit 39 is included.
  • the serial-to-parallel conversion / latch circuit 32 converts the digital image signal DA representing the image to be displayed, the data side start pulse signal DSP, the data side clock signal DCK, and the latch pulse signal LS.
  • the digital image signal DA representing the image to be displayed is converted from serial form to parallel form and displayed based on the latch pulse signal LS. Data for one line of the image are output in parallel for each horizontal period.
  • the serial-parallel conversion / latch circuit 32 should write to the pixel circuits Pix (1, i) to Pix (m, i) in the i-th row during the i-th horizontal period immediately before the i-1 horizontal period.
  • the m internal digital signals d (1, i) to d (m, i) corresponding to one row of image data are output in parallel, and the internal digital signal d (1, 1) is output during the (i-1) -th horizontal period. i) Maintain the output of d (m, i). Further, the serial / parallel conversion / latch circuit 32 is for one row to be written to the pixel circuits Pix (1, i + 1) to Pix (m, i + 1) in the (i + 1) th row immediately before the ith horizontal period.
  • the m internal digital signals d (1, i + 1) to d (m, i + 1) corresponding to the image data are output in parallel, and during the i-th horizontal period, the internal digital signals d (1, i + 1) to d (m) , I + 1) are maintained.
  • the DA conversion circuit 33 converts these internal digital signals d (1, i + 1) to d (m, i + 1) into data signals D (1, i + 1) to D (m, i + 1) which are analog voltage signals. These data signals D (1, i + 1) to D (m, i + 1) are input to data signal delay circuit 34a and analog subtraction circuit 26a.
  • the data signal delay circuit 34a delays each of the data signals D (1, i + 1) to D (m, i + 1) by one horizontal period as an analog voltage signal.
  • the data signal delay circuit 34a as such an analog delay circuit can be realized, for example, using a capacitor for holding an analog voltage signal and a transistor as a switching element.
  • the data signals D (1, i + 1) to D (m, i + 1) delayed by one horizontal period are output from the data side drive circuit 30 b through the output buffer circuit 39 and at least during the (i + 1) th scan selection period.
  • Data signal lines D1 to Dm are respectively applied.
  • the analog subtraction circuit 36a is an analog operation that subtracts the predetermined value ⁇ V from each value of the data signals D (1, i + 1) to D (m, i + 1) by analog processing instead of the LUT 26 in the first embodiment. It is a circuit.
  • an analog subtraction circuit 36a can be realized using a capacitor that holds an analog voltage signal and a transistor as a switching element, or an operational amplifier, a resistance element, and the like.
  • the m analog voltage signals as subtraction results obtained by the analog subtraction circuit 36a are output from the data side drive circuit 30b through the output buffer circuit 39 as initialization signals Vini (1, i + 1) to Vini (m, i + 1). , And is applied to the initialization signal lines VINI1 to VINIm, respectively, for at least the i-th scan selection period.
  • the output buffer circuit 39 has the same configuration as the output buffer circuit included in the initial / data voltage generation circuit 38 in the first embodiment, and is realized using a voltage follower or the like.
  • the initialization signals Vini (1, i) to Vini (m, i) are at least during the (i-1) th scan selection period, as in the first embodiment.
  • Data signals D (1, i) to D (m, i) are applied to data signal lines D1 to Dm, respectively, for at least the i-th scan selection period. 3). Therefore, the driving method of the display device 10b according to the present embodiment is substantially the same as that of the first embodiment, and each pixel circuit Pix (j, i) operates in the same manner (FIG. 2, FIG. 3). reference). Therefore, the present embodiment exhibits the same effects as those of the first embodiment.
  • the circuit amount of the DA conversion circuit is greatly reduced (1/2) as compared with the first embodiment (see FIGS. 4 and 5), as an analog delay circuit
  • the data signal delay circuit 34a and the analog subtraction circuit 36a it is possible to reduce the entire circuit amount of the data side drive circuit 30b.
  • the data signal lines D1 to Dm in the display unit 11 are directly connected to the data side drive circuits 30 and 30b, but instead, the data side drive circuit and the data signal are used.
  • a demultiplexing circuit is provided between lines D1 to Dm, and each data signal D (j, i) generated by the data side drive circuit is demultiplexed to form two or more data signal lines (source line Drive method (hereinafter referred to as “SSD (Source Shared Driving) method)” may be adopted.
  • SSD Source Shared Driving
  • FIG. 6 is a block diagram showing the overall configuration of a display device 10c according to the third embodiment.
  • the display device 10c is an organic EL display device which performs internal compensation as in the first and second embodiments, but the first and second display devices 10c are different in that the SSD system having a multiplicity of 3 is employed. This is different from the embodiment of FIG.
  • this display device 10c performs color display with three primary colors of red, green and blue, and sets three data signal lines corresponding to the three primary colors as one set to three data signal lines in each set. An SSD system that drives in a divided manner is adopted.
  • the display device 10c includes a display unit 11c, a display control circuit 20, a data signal line drive circuit 35, and a scanning signal line drive / emission control circuit 40.
  • three data signal lines consisting of R data signal lines Drj, G data signal lines Dgj, and B data signal lines Dbj respectively corresponding to red, green and blue constituting the three primary colors are considered as one set.
  • m sets (3 m) of data signal lines Dr1, Dg1, Db1 to Drm, Dgm, Dbm and n + 1 scanning signal lines G0 to Gn intersecting these are arranged, and the 3 m data signals
  • VIN Ibj are grouped as one set.
  • n emission control lines E1 to En are disposed along n scanning signal lines G1 to Gn, respectively.
  • the pixel circuit corresponding to the i-th scanning signal line Gi and the j-th R data signal line Drj is referred to as "the i-th row j-th R pixel circuit"
  • a pixel circuit indicated by a code "Pr (j, i)" and corresponding to the ith scanning signal line Gi and the j-th G data signal line Dgj is referred to as "i-th row j-th G pixel circuit".
  • a pixel circuit indicated by “Pg (j, i)" and corresponding to the i-th scanning signal line Gi and the j-th B data signal line Dbj is referred to as "the i-th row j-th B pixel circuit" It is indicated by Pb (j, i) ".
  • each pixel circuit 15 (Px (j, i)) in the present embodiment is the same as the configuration of the pixel circuit 15 in the first embodiment, so the same reference numerals are given to the same portions. Is omitted (see FIG. 2).
  • the n + 1 scanning signal lines G0 to Gn and the n emission control lines E1 to En, which are connected to the demultiplexing circuit 50, are connected to the scanning signal line drive / emission control circuit 40 as in the first embodiment. It is done.
  • a high level power supply line for supplying the high level power supply voltage ELVDD is used as a power supply line (not shown) common to the pixel circuits 15 in the display section 11c.
  • a power supply line (denoted by the same reference symbol ELVSS as the low level power supply voltage) for supplying the low level power supply voltage ELVSS.
  • the display control circuit 20 receives an input signal Sin from the outside of the display device 10c, and generates a data side control signal Scd and a scan side control signal Scs based on the input signal Sin.
  • the control signal Scd is output to a data-side drive circuit 30 c described later in the data signal line drive circuit 35, and the scan-side control signal Scs is output to the scan signal line drive / emission control circuit 40.
  • the display control circuit 20 outputs an R selection control signal SSDr, a G selection control signal SSDg, and a B selection control signal SSDb to a demultiplexer circuit 50 described later in the data signal line drive circuit 35.
  • the data signal line drive circuit 35 includes a data side drive circuit 30c and a demultiplexer circuit 50.
  • the data side drive circuit 30c has the same configuration as any of the data side drive circuits 30 and 30b in the first and second embodiments. However, in the present embodiment, since the SSD method having a multiplicity of 3 as described above is adopted, the data-side drive circuit 30c functions as a time-division data signal generation circuit and a time-division initialization signal It also functions as a generation circuit. That is, based on the data side control signal Scd from the display control circuit 20, the data side drive circuit 30c controls the R data signal Dr (j, i) and G data to be applied to the R data signal line Drj in each horizontal period.
  • Output G data signal Dg (j, i) to be applied to signal line Dgj and B data signal Db (j, i) to be applied to B data signal line Dbj as data signal D (j, i) in a time division manner (J 1 to m).
  • the data side drive circuit 30c controls the R initialization signal Vinir (j, i + 1), G to be applied to the R initialization signal line VINIrj in each horizontal period based on the data control signal Scd from the display control circuit 20.
  • the data signals Dr (j, i), Dg (j, i), Db (j, i) are the pixel circuits Pr (j, i), Pg (j, i) of the i-th row and the j-th group, respectively. It shows pixel data to be written to Pb (j, i).
  • the demultiplexing circuit 50 has m demultiplexers consisting of first to m-th demultiplexers 51 to 5m.
  • the R selection control signal SSDr, the G selection control signal SSDg, and the B selection control signal SSDb output from the display control circuit 20 are applied to all the demultiplexers 51 to 5m.
  • the data driver circuit 30c has m data output terminals Ta1 to Tam and m initialization output terminals Tb1 to Tbm, and the input side of the j-th demultiplexer 5j is the j-th data output The output side is connected to the three data signal lines Drj, Dgj, Dbj of the j-th set, which are connected to the terminal Taj and the initialization output terminal Tbj.
  • each demultiplexer 5j includes, as switching elements, three data selection transistors including an R data selection transistor Mdr, a G data selection transistor Mdg, and a B data selection transistor Mdb. It includes three initialization selection transistors including an R initialization selection transistor Mir, a G initialization selection transistor Mig, and a B initialization selection transistor Mib.
  • R, G, and B selection control signals SSDr, SSDg, and SSDb are applied to gate terminals as control terminals of R, G, and B data selection transistors Mdr, Mdg, and Mdb, respectively.
  • the R, G, and B selection control signals SSDr, SSDg, and SSDb are also applied to gate terminals as control terminals of the initialization select transistors Mir, Mig, and Mib, respectively.
  • drain terminals as first conduction terminals of R, G, and B data select transistors Mdr, Mdg, Mdb are j-th set of R, G, and B data signal lines
  • the source terminals of Drj, Dgj, and Dbj, which are respectively connected to the second conduction terminals of R, G, and B data selection transistors Mdr, Mdg, and Mdb, are all connected to the j-th data in data side drive circuit 30c. It is connected to the output terminal Tar.
  • Drain terminals as first conduction terminals of R, G, and B initialization selection transistors Mir, Mig, and Mib are connected to j-th R, G, and B initialization signal lines VINIrj, VINIgj, and VINIbj, respectively.
  • the source terminals of the R, G, and B initialization selection transistors Mir, Mig, Mib as the second conduction terminals are all connected to the j-th initialization output terminal Tbj in the data side drive circuit 30c. There is.
  • FIG. 8 is a signal waveform diagram for explaining the driving of the display device 10c according to the present embodiment
  • FIG. 9 is an initialization of the gate terminal (control terminal) of the drive transistor M1 of the pixel circuit 15 in the present embodiment. It is a block diagram for demonstrating operation
  • FIG. 8 shows changes in respective signals in initialization and pixel data writing in three pixel circuits Pr (j, i), Pg (i, j), Pb (i, j) in the i-th row and j-th set. ing.
  • the period from time t1 to t7 is the (i-1) -th horizontal period, and the period from time t5 to t6 is the selection period of the (i-1) -th scanning signal line Gi-1, ie, the scanning selection period within the (i-1) -th horizontal period. is there.
  • the period from time t7 to t13 is the ith horizontal period, and the period from time t11 to t12 is the selection period of the ith scanning signal line Gi, that is, the scanning selection period within the ith horizontal period.
  • the R selection control signal SSDr and the G selection control signal SSDg are provided in a period (hereinafter referred to as a “pre-selection period”) before the start time of the scan selection period.
  • And B selection control signals SSDb sequentially go low (active) for a predetermined period, so that in each demultiplexer 5j, the R data selection transistor Mdr, the G data selection transistor Mdg, and the B data selection transistor Mdb
  • the predetermined period is sequentially turned on, and the selection transistor for R initialization Mir, the selection transistor for G initialization Mig, and the selection transistor B for B initialization are sequentially turned on for the predetermined period (see FIG. 7). .
  • the R selection control signal SSDr and the G selection control are generated from the data output terminal Tar of the data driver circuit 30c in the pre-selection period (t1 to t5) in the (i-1) th horizontal period.
  • R data signal Dr (j, i-1), G data signal Dg (j, i-1), and B data signal Db (j, i-1) are interlocked with signals SSDg and B selection control signal SSDb. It is output sequentially.
  • the voltage of the R data signal Dr (j, i-1), the G data signal Dg (j, i-1), and the B data signal Db (j, i-1), which are sequentially output, is the above-mentioned demultiplexer 5j.
  • the data line capacitance Cdrj which is the line capacitance of the line Drj, is charged, and the voltage of the G data signal Dg (j, i-1) is maintained while the G selection control signal SSDg is low (hereinafter referred to as the "G line charging period").
  • the data line capacitance Cdgj which is the wiring capacitance of the G data signal line Dgj, is charged, and the B data signal Db (j, i-1) is in a period in which the B selection control signal SSDb is low (hereinafter referred to as "B line charging period").
  • the data line capacitance Cdbj which is the wiring capacitance of the B data signal line Dbj, is charged with the voltage of As shown in FIG.
  • the voltage of the data signal line Dbj is held at least during a scan selection period (t5 to t6) in the horizontal period.
  • the R selection control signal SSDr or G is selected in the pre-selection period (t1 to t5) in the (i-1) th horizontal period.
  • the R initialization signal Vinir (j, i), the G initialization signal Vinig (j, i), and the B initialization signal Vinib (j, i) are sequentially interlocked with the control signal SSDg and the B selection control signal SSDb. It is output.
  • the voltages of the R initialization signal Vinir (j, i), the G initialization signal Vinig (j, i), and the B initialization signal Vinib (j, i) that are sequentially output are initialized by the demultiplexer 5 j.
  • the wiring capacitance formed is called “initialization line capacitance Cixj”).
  • the voltage of the R initialization signal Vinir (j, i) charges the initialization line capacitance Cirj which is the wiring capacitance of the R initialization signal line VINIri
  • the initialization line capacitance Cigj which is the wiring capacitance of the G initialization signal line VINIgj
  • the B initialization signal Vinib (j , And i) charge the initialization line capacitance Cibj, which is the wiring capacitance of the B initialization signal line VINIbj.
  • the voltage of the R initialization signal line VINIrj at the end of the R line charging period the voltage of the G initialization signal line VINIgj at the end of the G line charging period, and the end of the B line charging period.
  • the voltage of the B initialization signal line VINIbj is held at least during a scan selection period (t5 to t6) within the horizontal period.
  • the voltage of R data signal line Drj that is, the voltage of R data signal Dr (j, i-1) held in data line capacitance Cdrj is i-1 row j
  • the voltage of the G data signal line Dgj that is, the voltage of the G data signal Dg (j, i-1) held in the data line capacitance Cdgj is written in the R pixel circuit Pr (j, i-1) of the set as the pixel data.
  • the voltage of R initialization signal line VINIrj that is, the voltage of R initialization signal Vinir (j, i) held in initialization line capacitance Cirj
  • the gate voltage Vg of the drive transistor M1 is initialized by being supplied to the data holding capacitor C1 in the R pixel circuit Pr (j, i) of the eye.
  • the voltage of the G initialization signal line VINIgj that is, the voltage of the G initialization signal Vinig (j, i) held in the initialization line capacitance Cigj is in the i th row j th G pixel circuit Pg (j, i)
  • the gate voltage Vg of the drive transistor M1 is initialized by being applied to the data holding capacitor C1, and the B initialization signal Vinib (j, j) held by the voltage of the B initialization signal line VINIbj, that is, the initialization line capacitance Cibj.
  • the voltage of i) is applied to the data holding capacitor C1 in the i-th row and j-th set of B pixel circuits Pb (j, i) to initialize the gate voltage Vg of the drive transistor M1.
  • the R data select transistor Mdr the G data select transistor Mdg, and B are selected.
  • the data selection transistor Mdb is sequentially turned on for each predetermined period, and the R initialization selection transistor Mir, the G initialization selection transistor Mig, and the B initialization selection transistor Mib are also sequentially turned on for the predetermined period. (See Figure 7).
  • the R selection control signal SSDr In the pre-selection period (t7 to t11) in the ith horizontal period, the R selection control signal SSDr, the G selection control signals SSDg, and B as shown in FIG. 8 from the data output terminal Tar of the data driver circuit 30c.
  • the R data signal Dr (j, i), the G data signal Dg (j, i), and the B data signal Db (j, i) are sequentially output in conjunction with the selection control signal SSDb.
  • the data are supplied to Dgj and Dbj, and are held in the wiring capacitances of the data signal lines Drj, Dgj and Dbj, respectively. That is, in the R-line charging period in the pre-selection period (t7 to t11), the data line capacitance Cdrj, which is the wiring capacitance of the R data signal line Drj, is charged with the voltage of the R data signal Dr (j, i).
  • Data line capacitance Cdgj which is the wiring capacitance of G data signal line Dgj, is charged with the voltage of G data signal Dg (j, i) in the line charging period, and the voltage of B data signal Db (j, i) is charged in the B line charging period.
  • the data line capacitance Cdbj which is the wiring capacitance of the B data signal line Dbj, is charged.
  • the voltage of R data signal line Drj at the end of R line charging period, the voltage of G data signal line Dgj at the end of G line charging period, and the voltage of B data signal line Dbj at the end of B line charging period are And at least for a scanning selection period (t11 to t12) in the horizontal period.
  • the R selection control signal SSDr and the G selection control signal SSDg as shown in FIG. 8 from the initialization output terminal Tbj of the data driver circuit 30c.
  • the R initialization signal Vinir (j, i + 1), the G initialization signal Vinig (j, i + 1), and the B initialization signal Vinib (j, i + 1) are sequentially output in synchronization with the, and B selection control signals SSDb. .
  • the voltages of the R initialization signal Vinir (j, i + 1), the G initialization signal Vinig (j, i + 1), and the B initialization signal Vinib (j, i + 1) that are sequentially output are initialized by the demultiplexer 5 j.
  • the signal lines VINIrj, VINIgj, and VINIbj are respectively supplied, and held in the wiring capacitances of the initialization signal lines VINIrj, VINIgj, and VINIbj, ie, initialization line capacitances Cirj, Cigj, and Cibj.
  • the voltage of R data signal line Drj that is, the voltage of R data signal Dr (j, i) held in data line capacitance Cdrj
  • the voltage of the G data signal line Dgj written to the pixel circuit Pr (j, i) as pixel data that is, the voltage of the G data signal Dg (j, i) held in the data line capacitance Cdgj is the i-th row j-th group
  • the voltage of the B data signal line Dbj written to the G pixel circuit Pg (j, i) as pixel data that is, the voltage of the B data signal Db (j, i) held in the data line capacitance Cdbj is the i-th row j set
  • Are written as pixel data in the B pixel circuit Pb (j, i) of Writing of pixel data to the pixel circuit Px (i, j) (x r, g, b) in the i-th row and j
  • R initialization signal Vinir (j, i) is applied to data holding capacitor C1 through initialization transistor M4, whereby the gate voltage Vg of drive transistor M1 becomes the voltage of R initialization signal Vinir (j, i). It is initialized (see FIGS. 8 and 9).
  • the gate voltage Vg of the drive transistor M1 is equal to the value of the R initialization signal Vinir (j, i) shown by the above equation (6). It has become.
  • the writing transistor M2 and the compensating transistor M3 are in the on state, and the voltage of the R data signal line Drj, that is, the R data signal Dr (j, i) is the writing transistor M2.
  • the data holding capacitor C1 via the drive transistor M1 in the diode connection state (see FIG. 2).
  • the gate voltage Vg of the drive transistor M1 changes toward a value corresponding to the R data signal Dr (j, i).
  • the gate voltage Vg changes from the value of the R initialization signal Vinir (j, i) toward Dr (j, i)-
  • the gate voltage Vg has reached Dr (j, i) ⁇
  • the gate voltage Vg of the drive transistor M1 is G represented by the following equation (7).
  • the B pixel circuit Pb (i, j) immediately before the scanning selection period (t11 to t12) in the i-th horizontal period, the B pixel circuit Pb (i, j) has a value of the initialization signal Vinig (j, i).
  • the gate voltage Vg is a value of the B initialization signal Vinib (j, i) represented by the following equation (8).
  • the B data signal Db (j, i) passes through the writing transistor M 2 and the driving transistor M 1 in the diode connection state in the scanning selection period (t 11 to t 12).
  • gate voltage Vg of drive transistor M1 is driven to a value corresponding to B data signal Db (j, i), that is, Db (j, i)-
  • the gate voltage Vg of the drive transistor M1 in the G pixel circuit Pg (i, j) has reached Dg (j, i)-
  • the gate voltage Vg of the driving transistor M1 in the B pixel circuit Pb (i, j) has reached Db (j, i)-
  • the data holding capacitor C1 in the R pixel circuit Pr (i, j), the G pixel circuit Pg (i, j), and the B pixel circuit Pb (i, j) is ELVDD-Dr (j, i).
  • the voltage of the light emission control line Ei changes to the low level.
  • the power supply transistor M5 and the light emission control transistor M6 are turned on.
  • I1 K (Vgsx ⁇
  • Vgsx ELVDD-Dx (j, i) +
  • I1 K (ELVDD-Dx (j, i) +
  • ) 2 K (ELVDD-Dx (j, i)) 2 ... (11)
  • the organic EL element OLED receives the pixel circuit Px (j, i) regardless of the threshold voltage Vthx of the drive transistor M1.
  • the emission color in the R pixel circuit Pr (i, j) is red
  • the emission color in the G pixel circuit Pg (i, j) is green
  • the emission color in the B pixel circuit Pb (i, j) is blue It is.
  • the scan selection period (t11 to t12) in the i-th horizontal period is the data signal Dx ( j, i) is a period during which data is stored in the data holding capacitor C1 as a data voltage indicating pixel data.
  • the variation or fluctuation of the threshold voltage is compensated by writing the data voltage via the drive transistor M1 in the diode connection state. Ru. Therefore, the scan selection period (t11 to t12) corresponds to a threshold compensation period.
  • the compensation speed of the threshold voltage of the drive transistor M1 depends on the initial gate-source voltage Vgs0 which is the gate-source voltage of the drive transistor M1 at the start time t11 of the threshold compensation period, and the initial gate-source voltage Vgs0 (> The compensation speed increases as 0) increases.
  • the compensation speed depends on the data voltage (data signal Dx (j, i)) to be written to each pixel circuit Px (j, i).
  • any pixel circuit Px (i, j) As for the predetermined value ⁇ V, an appropriate value is determined in advance based on computer simulation, experiments, and the like from the viewpoint of shortening the time required for threshold compensation, as in the first embodiment.
  • the initial gate-source voltage Vgs0 in each pixel circuit Px (j, i) becomes the same fixed value (the predetermined value ⁇ V). Therefore, according to the present embodiment, as in the first and second embodiments, even if the horizontal period is shortened due to the increase in resolution of the display device, the pixels regardless of the tone value of each pixel of the image to be displayed Compensation (internal compensation) of variation and fluctuation of the threshold voltage of the drive transistor in the circuit can be sufficiently performed.
  • the data signal line drive circuit 35 demultiplexes each data signal D (j, i) output from the data side drive circuit 30 c and
  • the initialization signals Vini (j, i) supplied to the data signal lines Drj, Dgj, Dbj and output from the data side drive circuit 30 c are demultiplexed to three initialization signal lines VINIrj, VINIgj, VINIbj. It is configured to give. Therefore, according to the present embodiment, the circuit amount of the data side drive circuit 30c can be significantly reduced while achieving the same effect as that of the first or second embodiment.
  • the data side drive circuits 30, 30b in the first and second embodiments are not limited to the configurations shown in FIGS. 1 and 5, and can realize the drive method shown in FIG. If there is, it may be another configuration.
  • the gate voltage Vg of the drive transistor M1 is a preceding scan signal.
  • the present invention is not limited to this, and a non-emission period (non-selection period for the emission control line Ei) It may be configured to be initialized before the selection period of the corresponding scanning signal line Gi.
  • the data signal delay circuit in the data side drive circuit 30 is 34 does not delay the internal digital signals d (1, i) to d (m, i) by one horizontal period, but according to the temporal relationship between the other period and the selection period of the corresponding scanning signal line Gi. It is configured to be delayed by a predetermined time.
  • the pixel circuit having the configuration shown in FIG. 2 using a P-channel transistor as the drive transistor M1 is used.
  • the configuration of the pixel circuit is the same as that shown in FIG.
  • the configuration is not limited, and another configuration may be used as long as it is a pixel circuit that performs internal compensation using diode connection, and a configuration using an N-channel transistor as the drive transistor M1 may be used.
  • the initialization signal Vini (j, i) is generated as an analog voltage signal having a value obtained by subtracting the predetermined value ⁇ V from the data signal D (j, i).
  • the initialization signal Vini (j, i) may be generated as an analog voltage signal having. More generally, calculation based on a predetermined value ⁇ V appropriately determined in advance so that the difference between the data signal D (j, i) and the initialization signal Vini (j, i) becomes the same predetermined value ⁇ V. The processing generates the initialization signal Vini (j, i).
  • the SSD system with a multiplicity of 3 is adopted (see FIGS. 6 and 7), but the SSD system with a multiplicity of 2 may be adopted, and the multiplicity is 4
  • the above SSD method may be adopted.
  • an organic EL display device that displays a color image based on four primary colors of R (red), G (green), B (blue), and W (white)
  • four data signal lines corresponding to the four primary colors A plurality of data signal lines in the display unit may be grouped into m sets of data signal line groups as one set, and an SSD method with a multiplicity of 4 may be adopted.
  • the plurality of initialization signal lines in the display unit 11c are also grouped into m groups of initialization signal lines, with four initialization signal lines respectively corresponding to the four data signal lines in each set being one set. Be done.
  • the present invention is not limited to the organic EL display device, and a display element driven by current can be used. It is applicable if it is the display apparatus of the used internal compensation system.
  • the display element that can be used here is a display element whose luminance or transmittance is controlled by current, and is, for example, an organic EL element, that is, an organic light emitting diode (Organic Light Emitting Diode (OLED)), an inorganic light emitting diode A quantum dot light emitting diode (QLED) or the like can be used.
  • OLED Organic Light Emitting Diode
  • QLED quantum dot light emitting diode
  • Mdr, Mdg, Mdb data selection transistors Mir, Mig, Mib: initialization selection transistors
  • M1 drive transistors
  • M2 writing transistors
  • M3 compensation transistors
  • M4 initialization transistors
  • M5 power supply transistors
  • Light emission control transistor C1 ... Data holding capacitor (holding capacity)

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Control Of El Displays (AREA)

Abstract

L'invention concerne un dispositif d'affichage électroluminescent organique capable de réaliser une compensation de valeur seuil suffisante dans un circuit de pixel indépendamment d'une valeur de gradation de chaque pixel d'une image à afficher sans devoir ajouter de configuration au circuit de pixel ni modifier la configuration du circuit de pixel. Une ligne de signal d'initialisation VINIj est agencée le long de chaque ligne de signal de données Dj dans une unité d'affichage. Avant d'écrire un signal de données D(j, i) sous la forme de données de pixel au moyen de la ligne de signal de données Dj correspondant à chaque circuit de pixel Pix(j, i), un circuit d'attaque de ligne de signal de données initialise une tension de grille Vg d'un transistor d'attaque L1 en fournissant, au circuit de pixel Pix(j, i) au moyen de la ligne de signal d'initialisation correspondante VINIj, un signal d'initialisation Vini(j, i) pour une valeur obtenue par soustraction d'une valeur prédéterminée ΔV (valeur fixe) de la valeur du signal de données D(j, i). Ainsi, une tension source de grille Vgs0 d'un transistor d'attaque au début d'une opération de compensation de valeur seuil dans chaque circuit de pixel Pix(j, i) devient constante indépendamment d'une valeur de gradation indiquée par les données de pixel.
PCT/JP2017/026455 2017-07-21 2017-07-21 Dispositif d'affichage et procédé de commande associé Ceased WO2019016940A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/JP2017/026455 WO2019016940A1 (fr) 2017-07-21 2017-07-21 Dispositif d'affichage et procédé de commande associé

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/JP2017/026455 WO2019016940A1 (fr) 2017-07-21 2017-07-21 Dispositif d'affichage et procédé de commande associé

Publications (1)

Publication Number Publication Date
WO2019016940A1 true WO2019016940A1 (fr) 2019-01-24

Family

ID=65015069

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2017/026455 Ceased WO2019016940A1 (fr) 2017-07-21 2017-07-21 Dispositif d'affichage et procédé de commande associé

Country Status (1)

Country Link
WO (1) WO2019016940A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114097022A (zh) * 2019-06-25 2022-02-25 夏普株式会社 显示装置及其驱动方法

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009180765A (ja) * 2008-01-29 2009-08-13 Casio Comput Co Ltd 表示駆動装置、表示装置及びその駆動方法
JP2009265328A (ja) * 2008-04-24 2009-11-12 Toshiba Mobile Display Co Ltd Ｅｌ表示装置。
JP2012063734A (ja) * 2010-09-14 2012-03-29 Samsung Mobile Display Co Ltd 画素、有機電界発光表示装置及びその駆動方法
JP2014062967A (ja) * 2012-09-20 2014-04-10 Canon Inc 発光装置、発光素子の駆動回路および駆動方法
WO2015136588A1 (fr) * 2014-03-13 2015-09-17 株式会社Ｊｏｌｅｄ Appareil d'affichage el
WO2015140861A1 (fr) * 2014-03-17 2015-09-24 株式会社Ｊｏｌｅｄ Dispositif d'affichage d'image et son procédé de commande
US20160321990A1 (en) * 2015-04-30 2016-11-03 Samsung Display Co., Ltd. Organic light-emitting diode display

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009180765A (ja) * 2008-01-29 2009-08-13 Casio Comput Co Ltd 表示駆動装置、表示装置及びその駆動方法
JP2009265328A (ja) * 2008-04-24 2009-11-12 Toshiba Mobile Display Co Ltd Ｅｌ表示装置。
JP2012063734A (ja) * 2010-09-14 2012-03-29 Samsung Mobile Display Co Ltd 画素、有機電界発光表示装置及びその駆動方法
JP2014062967A (ja) * 2012-09-20 2014-04-10 Canon Inc 発光装置、発光素子の駆動回路および駆動方法
WO2015136588A1 (fr) * 2014-03-13 2015-09-17 株式会社Ｊｏｌｅｄ Appareil d'affichage el
WO2015140861A1 (fr) * 2014-03-17 2015-09-24 株式会社Ｊｏｌｅｄ Dispositif d'affichage d'image et son procédé de commande
US20160321990A1 (en) * 2015-04-30 2016-11-03 Samsung Display Co., Ltd. Organic light-emitting diode display

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114097022A (zh) * 2019-06-25 2022-02-25 夏普株式会社 显示装置及其驱动方法
CN114097022B (zh) * 2019-06-25 2024-03-26 夏普株式会社 显示装置及其驱动方法

Similar Documents

Publication Publication Date Title
CN113808525B (zh) 显示装置
US8643575B2 (en) Organic light emitting display comprising a sink current generator that generates an initialization current corresponding to bit values of initialization data
CN111971738B (zh) 显示装置及其驱动方法
KR100752365B1 (ko) 표시장치의 픽셀구동회로 및 그 방법
CN102054433B (zh) 显示装置和电子设备
EP2463849A1 (fr) Pixel, dispositif d'affichage l'utilisant et son procédé de commande
US11942042B2 (en) Display device
KR102459706B1 (ko) 멀티플렉서를 이용한 유기발광 표시장치
CN110839347B (zh) 显示装置及其驱动方法
KR101987424B1 (ko) 화소 및 이를 포함하는 표시 장치, 및 그 구동 방법
JP5675601B2 (ja) 有機ｅｌ表示パネル及びその駆動方法
KR102736871B1 (ko) 데이터 구동장치와 이를 이용한 표시장치
WO2019026170A1 (fr) Dispositif d'affichage
JP2013029816A (ja) 表示装置
WO2018173281A1 (fr) Dispositif d'affichage et son procédé d'attaque
WO2018173244A1 (fr) Dispositif d'affichage et procédé d'attaque de circuit de pixels de dispositif d'affichage
KR102543041B1 (ko) 외부 보상용 표시 장치 및 그 구동 방법
KR102668816B1 (ko) 표시 장치 및 이의 저휘도 전원 제공 방법
US10950183B2 (en) Display device and driving method thereof
KR20150104241A (ko) 표시장치 및 그 구동 방법
WO2019053834A1 (fr) Dispositif d'affichage et procédé de commande associé
CN103890831B (zh) 驱动电路、驱动方法、显示单元和电子装置
WO2020059072A1 (fr) Dispositif d'affichage et procédé de fonctionnement de ce dernier
CN111091786B (zh) 显示设备
WO2020059071A1 (fr) Dispositif d'affichage et procédé de fonctionnement de ce dernier

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17918138

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17918138

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: JP