[go: up one dir, main page]

WO2018131250A1 - Arc-quenching device for direct current switch - Google Patents

Arc-quenching device for direct current switch Download PDF

Info

Publication number
WO2018131250A1
WO2018131250A1 PCT/JP2017/038072 JP2017038072W WO2018131250A1 WO 2018131250 A1 WO2018131250 A1 WO 2018131250A1 JP 2017038072 W JP2017038072 W JP 2017038072W WO 2018131250 A1 WO2018131250 A1 WO 2018131250A1
Authority
WO
WIPO (PCT)
Prior art keywords
switch
semiconductor switch
arc
circuit
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2017/038072
Other languages
French (fr)
Japanese (ja)
Inventor
浩二 大盛
真喜人 森井
大塚 裕之
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Omron Corp
Original Assignee
Omron Corp
Omron Tateisi Electronics Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Omron Corp, Omron Tateisi Electronics Co filed Critical Omron Corp
Publication of WO2018131250A1 publication Critical patent/WO2018131250A1/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01HELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H33/00High-tension or heavy-current switches with arc-extinguishing or arc-preventing means
    • H01H33/02Details
    • H01H33/59Circuit arrangements not adapted to a particular application of the switch and not otherwise provided for, e.g. for ensuring operation of the switch at a predetermined point in the AC cycle
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01HELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H9/00Details of switching devices, not covered by groups H01H1/00 - H01H7/00
    • H01H9/54Circuit arrangements not adapted to a particular application of the switching device and for which no provision exists elsewhere
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02HEMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/20Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess voltage
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08Modifications for protecting switching circuit against overcurrent or overvoltage
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16Modifications for eliminating interference voltages or currents
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors

Definitions

  • the present invention relates to an arc erasing device for a DC switch that erases an arc generated between contacts of the DC switch.
  • an arc erasing device for erasing an arc generated in a DC switch.
  • the arc erasing device is connected in parallel with the DC switch, and erases an arc generated between the contacts of the DC switch.
  • the arc extinguishing apparatus described in Patent Document 1 includes a DC power supply, a mechanical switch, a semiconductor switch, a power supply circuit, and a control circuit.
  • the mechanical switch is connected in series with the DC power supply
  • the semiconductor switch is connected in parallel with the mechanical switch
  • the control circuit turns on and off the semiconductor switch
  • the power supply circuit drives the control circuit.
  • fuses generally have a larger component shape as the rated current increases.
  • a fuse capable of energizing a large current even instantaneously has a considerably large part shape.
  • the fuse has a considerably large external dimension (length ⁇ width ⁇ thickness), for example, 6.1 ⁇ 2.5 ⁇ 2.5, and is expensive.
  • the use of a fuse increases the substrate size of the arc erasing apparatus including the fuse, and is an obstacle to miniaturization and cost reduction of the arc erasing apparatus.
  • an object of one embodiment of the present invention is to provide an arc erasing device for a DC switch that can be reduced in size and price.
  • An arc extinguishing device for a DC switch includes a semiconductor switch connected in parallel to a mechanical first switch connected in series with a DC power source of a load device, and both contacts of the first switch A power supply circuit that outputs a voltage for turning on the semiconductor switch by a voltage generated between the two contacts when the first switch is opened, and the semiconductor switch is connected in series with the semiconductor switch. And a protective resistor composed of a chip resistor that is disconnected by a current flowing when the switch is short-circuited.
  • the substrate size of the arc erasing apparatus that is, to reduce the size and price of the arc erasing apparatus.
  • FIG. 2 is a circuit diagram of the load device and the arc extinguishing device shown in FIG. 1. It is a circuit diagram which shows the state which connected the arc extinguishing apparatus of other embodiment of this invention to the load apparatus.
  • FIG. 4 is a circuit diagram of the load device and the arc extinguishing device shown in FIG. 3.
  • FIG. 24 is a block diagram illustrating still another embodiment of the present invention and illustrating an application example of the arc erasing apparatus.
  • FIG. 1 is a block diagram showing a state in which the arc extinguishing device of this embodiment is connected to a load device.
  • the load device 1 includes a DC power supply E1, a load 11, and a first switch (DC switch) SW1, and these are connected in series so as to form a closed loop.
  • the DC power supply E1 is, for example, a battery
  • the load 11 is, for example, a motor
  • the first switch SW1 is a mechanical switch having a contact.
  • the arc erasing device 2 includes a semiconductor switch TR4, a first timer circuit 21, a power supply circuit 22, a protection circuit 23, and a protection resistor R11.
  • the semiconductor switch TR4 is an FET (field effect transistor) in the present embodiment, and has a drain connected to the first current path 25a on the positive side and a source connected to the second current path 25b on the negative side.
  • the first energization path 25a is connected to the positive side connection terminal T1, and the positive side connection terminal T1 is connected to one terminal of the first switch SW1.
  • the second energization path 25b is connected to the negative connection terminal T2, and the negative connection terminal T2 is connected to the other terminal of the first switch SW1.
  • a circuit from the positive side connection terminal T1 to the negative side connection terminal T2 via the semiconductor switch TR4 is a bypass circuit 28 for the first switch SW1, and the semiconductor switch TR4 is connected in parallel with the first switch SW1. .
  • the power supply circuit 22 is connected to the first energizing path 25a and the second energizing path 25b.
  • the connection between the power circuit 22 and the first current path 25a is made via a diode D2 whose forward direction is from the first current path 25a toward the power circuit 22.
  • the power supply circuit 22 is a constant voltage circuit that is supplied with power from the first energizing path 25a and the second energizing path 25b and outputs a constant voltage to the semiconductor switch TR4.
  • the first timer circuit 21 is provided in the first energization path 25a between the connection between the first energization path 25a and the semiconductor switch TR4 and the connection between the first energization path 25a and the diode D2.
  • the first timer circuit 21 cuts off the first energization path 25a when a certain time has elapsed from the start of the operation of the arc extinguishing device 2, that is, when the charging of the capacitor C1 is completed (when the charge of the capacitor C1 is full).
  • the protection circuit 23 is provided between the power supply circuit 22 and the semiconductor switch TR4, and supplies the voltage supplied from the power supply circuit 22 to the gate of the semiconductor switch TR4. Further, the protection circuit 23 protects the semiconductor switch TR4 by preventing a voltage exceeding the maximum rating from being applied to the gate of the semiconductor switch TR4. Note that the protection circuit 23 is not essential for the basic operation of the arc erasing apparatus 2 and can be omitted.
  • a diode D1 and a capacitor C2 are provided between the first energizing path 25a and the second energizing path 25b at a position opposite to the semiconductor switch TR4 side with respect to the power supply circuit 22.
  • the diode D1 is connected to the first energizing path 25a and the second energizing path 25b with the direction from the second energizing path 25b toward the first energizing path 25a as the forward direction.
  • the diode D1 discharges the charge accumulated in the first timer circuit 21 and resets the first timer circuit 21 by a closed loop formed by the first timer circuit 21, the semiconductor switch TR4, and the diode D1.
  • the capacitor C2 removes noise from the first current path 25a and the second current path 25b, and stabilizes the voltage between the first current path 25a and the second current path 25b.
  • the capacitor C2 is not essential for the basic operation of the arc erasing device 2, and can be omitted.
  • the protective resistor R11 is connected in series with the semiconductor switch TR4 in the bypass circuit 28.
  • the position where the protective resistor R11 is provided is not limited to the position between the semiconductor switch TR4 and the positive connection terminal T1 shown in FIG. 1, and may be between the semiconductor switch TR4 and the negative connection terminal T2.
  • the protective resistor R11 may be provided between the connection part of the semiconductor switch TR4 between the load 11 and the first timer circuit 21 (first conduction path 25a) and the semiconductor switch TR4.
  • the protective resistor R11 is a chip resistor having a small resistance value of, for example, about 1 m ⁇ to 10 m ⁇ , and is preferably a chip resistor whose conductive portion (that is, the resistance portion) is a metal thin film. In this case, in the chip resistor, the metal thin film is formed on a ceramic substrate, for example.
  • the protective resistor R11 prevents the current from continuing to flow through the bypass circuit 28, for example, by fusing and being disconnected.
  • a commercially available metal foil low resistance chip resistor can be used as the protective resistor R11.
  • FIG. 2 is a circuit diagram of the load device 1 and the arc extinguishing device 2 shown in FIG.
  • the first timer circuit 21 of the arc extinguishing device 2 includes a capacitor C1 and a resistor R1 connected in series. Note that the capacitance of the capacitor C1 is much larger than the capacitance of the capacitor C3 of the power supply circuit 22.
  • the resistor R1 is a resistor having a low resistance value and is preferably provided for preventing an excessive current from flowing through the circuit. However, the resistor R1 is not essential for the basic operation of the arc extinguishing device 2. It can be omitted.
  • the power supply circuit 22 includes a transistor TR1, a capacitor C3, resistors R2 and R3, and a Zener diode ZD1.
  • the emitter of the transistor TR1 is connected to the third conduction path 27 from this emitter toward the gate of the semiconductor switch TR4.
  • the capacitor C3 is between the collector of the transistor TR1 and the second conduction path 25b
  • the resistor R2 is between the base and collector of the transistor TR1
  • the Zener diode ZD1 is between the base of the transistor TR1 and the second conduction path 25b.
  • the resistor R3 is provided between the emitter of the transistor TR1 and the second energization path 25b.
  • the cathode of the diode D2 described above is connected to the collector of the transistor TR1.
  • the protection circuit 23 includes a resistor R10 and a Zener diode ZD2.
  • the resistor R10 is provided between the emitter of the transistor TR1 and the gate of the semiconductor switch TR4 in the third conduction path 27, and the Zener diode ZD2 is provided between the gate of the semiconductor switch TR4 and the second conduction path 25b.
  • the resistor 10 is called a gate resistor, and limits the current flowing into the parasitic capacitance between the gate and the source of the FET that is the semiconductor switch TR4.
  • the detour circuit 28 is closed, and the occurrence of an arc between the contacts of the first switch SW1 is suppressed.
  • the transistor TR1 When the transistor TR1 is turned on, the voltage output from the power supply circuit 22 is applied to the gate of the semiconductor switch TR4, and the semiconductor switch TR4 is turned on.
  • the semiconductor switch TR4 When the semiconductor switch TR4 is turned on, the bypass circuit 28 changes from the open state to the closed state. Therefore, no current flows between the contacts of the first switch SW1, and all the current flows through the bypass circuit 28, so that arcing between the contacts of the first switch SW1 is suppressed.
  • the voltage between the contacts of the first switch SW1 (for example, 10V) when the first switch SW1 is opened is the voltage between the contacts of the SW1 when the arc is generated in the first switch SW1 (for example, 12V). ) Is set to be lower. Therefore, the arc erasing apparatus 2 can prevent the occurrence of arc itself when the first switch SW1 is opened. This is the same in other embodiments.
  • the power supply circuit 22 stops operating, the semiconductor switch TR4 is turned off, and the bypass circuit 28 is opened.
  • the semiconductor switch TR4 is turned off, the first switch SW1 is in an open state, so that no current flows through the load 11, and the voltage between the contacts of the first switch SW1 returns to the voltage of the DC power supply E1.
  • the arc extinguishing device 2 is in a stable state that is electrically disconnected from the load device 1, that is, the DC power supply E1.
  • the arc extinguishing device 3 has the following advantages due to the provision of the protective resistor R11.
  • the chip resistor used for the protective resistor R11 is small and inexpensive.
  • the volume ratio is about 1/30. Therefore, if the protective resistor R11 made of a chip resistor is used in place of the fuse, the substrate size can be reduced, that is, the arc erasing device 3 can be reduced and the price can be reduced.
  • the protective resistor R11 which is a chip resistor, can be configured such that if the conductive portion (that is, the resistance portion) through which electricity flows is a metal thin film, the current to be blown or the time to blow when the semiconductor switch TR4 is broken. It is easy to set conditions and is suitable as a substitute for fuses.
  • FIG. 3 is a block diagram showing a state where the arc extinguishing device of the present embodiment is connected to a load device.
  • FIG. 4 is a circuit diagram of the load device and the arc extinguishing device shown in FIG.
  • the arc erasing device 3 has a configuration in which a second timer circuit 24 is added to the arc erasing device 2, and the other configuration is the same as that of the arc erasing device 2.
  • the second timer circuit 24 is provided between the power supply circuit 22 and the protection circuit 23. When a certain time has elapsed from the start of operation, the second timer circuit 24 cuts off the voltage supply from the power supply circuit 22 to the semiconductor switch TR4 and turns off the semiconductor switch TR4. To.
  • FIG. 4 is a circuit diagram of the load device 1 and the arc extinguishing device 3 shown in FIG.
  • the second timer circuit 24 includes transistors TR2 and TR3, resistors R4 to R9, and a capacitor C4.
  • the emitters of the transistors TR2 and TR3 are connected to the second energizing path 25b.
  • the capacitor C4 and the resistor R4 are connected in series and are provided between the third conduction path 27 and the base of the transistor TR2.
  • the resistor R5 is between the base of the transistor TR2 and the second current path 25b
  • the resistor R6 is between the third current path 27 and the collector of the transistor TR2
  • the resistor R7 is between the collector of the transistor TR2 and the base of the transistor TR3.
  • the resistor R8 is between the connection between the resistor R6 and the collector of the transistor TR3 in the third conduction path 27, and the resistor R9 is between the base of the transistor TR3 and the second conduction path 25b.
  • a surge circuit 26 including a diode D3 and a Zener diode ZD3 connected in series is provided between the gate and drain of the semiconductor switch TR4.
  • the surge circuit 26 protects the semiconductor switch TR4 by turning on the semiconductor switch TR4 when an excessive voltage exceeding the withstand voltage is applied to the semiconductor switch TR4.
  • the transistor TR3 of the second timer circuit 24 maintains the off state when the transistor TR2 is on. Therefore, the voltage output from the power supply circuit 22 is applied to the gate of the semiconductor switch TR4, and the semiconductor switch TR4 is turned on.
  • the bypass circuit 28 changes from the open state to the closed state. Therefore, no current flows between the contacts of the first switch SW1, and all the current flows through the bypass circuit 28, so that arcing between the contacts of the first switch SW1 is suppressed.
  • the second timer circuit 24 cuts off the voltage supply from the power supply circuit 22 to the semiconductor switch TR4, turns off the semiconductor switch TR4, and the bypass circuit 28 opens. It becomes a state.
  • the semiconductor switch TR4 After the semiconductor switch TR4 is turned on, the current does not flow into the first conduction path 25a, but the power supply circuit 22 and the second timer circuit 24 use the charges accumulated in the capacitors C1 and C3. And continue operation.
  • the semiconductor switch TR4 When the semiconductor switch TR4 is turned off, the first switch SW1 is in an open state, so the voltage between the contacts of the first switch SW1 returns to the voltage of the DC power supply E1. Thereafter, when charging of the capacitor C1 of the first timer circuit 21 is completed, the first current path 25a is cut off by the first timer circuit 21. Therefore, the arc extinguishing device 3 is in a stable state that is electrically disconnected from the load device 1, that is, the DC power supply E1.
  • the second timer circuit 24 forcibly turns off the semiconductor switch TR4 within a period during which the power supply circuit 22 is operating normally.
  • the function of the first timer circuit 21 is to electrically disconnect the arc erasing device 3 from the load device 1 after the semiconductor switch TR4 is turned off and stop the operation of the power supply circuit 22.
  • the first timer circuit 21 prevents a situation in which the electric power of the DC power source E1 of the load device 1 is continuously consumed by the arc erasing device 3. Therefore, the arc extinguishing device 3 is a circuit for electrically disconnecting the arc extinguishing device 3 (particularly the power supply circuit 22) from the load device 1 after the semiconductor switch TR4 is turned off, instead of the first timer circuit 21 including the resistor R1 and the capacitor C1. May be provided. This is the same in other embodiments.
  • the semiconductor switch TR4 when the first switch SW1 is opened, the semiconductor switch TR4 is turned on, and after a predetermined time has elapsed, the second timer circuit 24 supplies voltage from the power supply circuit 22 to the semiconductor switch TR4. And the semiconductor switch TR4 is turned off, and the bypass circuit 28 by the semiconductor switch TR4 is opened.
  • the second timer circuit 24 arbitrarily sets the conduction time of the semiconductor switch TR4 regardless of the voltage applied to the first switch SW1 and the opening / closing speed of the first switch SW1, and between the contacts of the first switch SW1.
  • the semiconductor switch TR4 can be turned on only for the minimum time required for erasing the arc current.
  • the semiconductor switch TR4 can transition from the on state to the off state without having a transition period when the second timer circuit 24 operates to change from the on state to the off state.
  • the semiconductor switch TR4 has a reduced power loss, a reduced amount of heat generation, and no risk of failure due to an increased power loss. Therefore, it is not necessary to use an expensive and large element or provide a heat dissipation device for the semiconductor switch TR4. As a result, the arc erasing device 3 can be configured with high reliability, small size, and low cost.
  • the arc erasing device 3 includes a constant voltage circuit as the power supply circuit 22 and outputs a stable and constant DC voltage from the constant voltage circuit. Accordingly, the second timer circuit 24 can accurately turn off the semiconductor switch TR4 after a lapse of a predetermined time from the ON point even when the voltage of the DC power supply E1, the load current, or the like changes. Thereby, the heat loss of the semiconductor switch TR4 can be suppressed to a certain amount, and the semiconductor switch TR4 can be reliably protected.
  • the power supply circuit 22 may include a power supply circuit that simply drives the semiconductor switch TR4 instead of the constant voltage circuit.
  • the power supply circuit in this case is obtained by omitting, for example, the transistor TR1, the resistor R2, and the Zener diode ZD1 from the power supply circuit 22.
  • the semiconductor switch TR4 as the switching element is an FET
  • the semiconductor switch TR4 may be an IGBT (Insulated Gate Bipolar Transistor) or other power transistor in addition to the FET. This also applies to the other embodiments described below.
  • FIG. 5 is a block diagram showing an application example of the arc erasing apparatus of the present embodiment.
  • the arc extinguishing devices 2 and 3 shown in the above-described embodiment can be applied to a device (for example, an electric tool) that includes the trigger switch 41 and incorporates the first switch SW1 into the trigger switch 41.
  • the arc extinguishing devices 2 and 3 can be incorporated in a socket 31 connected to a load 11 as shown in FIG.
  • the arc extinguishing devices 2 and 3 are configured as a unit having a casing.
  • the load 11 is, for example, a vehicle-mounted motor
  • the first switch SW1 is, for example, a relay connected to the socket 31.
  • the socket 31 may include connection terminals 31a and 31b for the load 11 and the DC power supply E1, and connection terminals 31c and 31d for the relay (first switch SW1).
  • the arc extinguishing devices 2 and 3 prevent the occurrence of an arc between the contact points of the relay, or erase the arc generated between the contact points of the relay, thereby extending the life of the relay.
  • Arc extinguishing devices 2 and 3 can be applied to other industrial equipment having a switch.
  • An arc extinguishing device for a DC switch includes a semiconductor switch connected in parallel to a mechanical first switch connected in series with a DC power source of a load device, and both contacts of the first switch A power supply circuit that outputs a voltage for turning on the semiconductor switch by a voltage generated between the two contacts when the first switch is opened, and the semiconductor switch is connected in series with the semiconductor switch. And a protective resistor composed of a chip resistor that is disconnected by a current flowing when the switch is short-circuited.
  • the power supply circuit when the first switch is opened, a voltage is generated between both contacts of the first switch, and the power supply circuit outputs a voltage for turning on the semiconductor switch by the voltage, and the semiconductor switch is turned on. It becomes.
  • the semiconductor switch is turned on, current flows through the semiconductor switch bypassing the first switch. Therefore, the arc is eliminated or no arc is generated between the contacts of the first switch.
  • Chip resistors are a substitute for commonly used fuses and are small and inexpensive. That is, if a chip resistor is used in place of the fuse, it is possible to reduce the substrate size of the arc erasing device, that is, to reduce the size and cost of the arc erasing device.
  • the chip resistor may be configured such that the conductive portion is a metal thin film.
  • a conductive portion that is, a resistance portion
  • the metal thin film is melted and disconnected. Therefore, when the semiconductor switch breaks, it is easy to set conditions such as the current to be blown and the time to blow, and it is suitable as a substitute for a fuse.
  • the above-mentioned arc extinguishing device for a DC switch has a housing (for example, a socket), a connection portion connected to the first switch of the load device, and a DC power source and a load of the load device. It is good also as a structure provided with the connection part to connect.
  • the arc extinguishing device can be configured in such a way that the circuit components are housed in the casing and can be configured as a unit, which makes it easy to apply to various load devices.
  • the load may be a vehicle-mounted motor
  • the first switch may be a relay that turns on and off the vehicle-mounted motor
  • the arc extinguishing device can prevent the wear of the contact point due to the arc for the frequently operating relay and prolong the service life, and can be configured to be suitable for in-vehicle use.

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Driving Mechanisms And Operating Circuits Of Arc-Extinguishing High-Tension Switches (AREA)
  • Keying Circuit Devices (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Electronic Switches (AREA)

Abstract

In order to improve compactness and reduce price, an arc-quenching device (1) is equipped with a semiconductor switch (TR4) connected in parallel to a mechanical first switch (SW1), a constant voltage circuit (22) for outputting a voltage which switches the semiconductor switch (TR4) on by using the voltage produced between the two contacts of the first switch (SW1), and a protection resistor (R11) which is connected in series to the semiconductor switch (TR4), and disconnects as a result of the current flowing when the semiconductor switch suffers a short-circuit failure.

Description

直流開閉器のアーク消去装置Arc extinguishing device for DC switch

 本発明は、直流開閉器の接点間に生じるアークを消去する直流開閉器のアーク消去装置に関する。 The present invention relates to an arc erasing device for a DC switch that erases an arc generated between contacts of the DC switch.

 従来、直流開閉器に生じるアークを消去するアーク消去装置が知られている。アーク消去装置は、例えば特許文献1に開示されているように、直流開閉器と並列に接続され、直流開閉器の接点間に生じるアークを消去する。 Conventionally, an arc erasing device for erasing an arc generated in a DC switch is known. As disclosed in Patent Document 1, for example, the arc erasing device is connected in parallel with the DC switch, and erases an arc generated between the contacts of the DC switch.

 特許文献1に記載のアーク消去装置は、具体的には、直流電源、機械式スイッチ、半導体スイッチ、電源回路および制御回路を備えている。機械式スイッチは直流電源と直列に接続され、半導体スイッチは機械式スイッチと並列に接続され、制御回路は半導体スイッチをオンオフさせ、電源回路は制御回路を駆動する。このような構成により、上記アーク消去装置は、機械式スイッチに流れるアークの電流を半導体スイッチに迂回させ、アークを消去するようにしている。 Specifically, the arc extinguishing apparatus described in Patent Document 1 includes a DC power supply, a mechanical switch, a semiconductor switch, a power supply circuit, and a control circuit. The mechanical switch is connected in series with the DC power supply, the semiconductor switch is connected in parallel with the mechanical switch, the control circuit turns on and off the semiconductor switch, and the power supply circuit drives the control circuit. With such a configuration, the arc erasing device diverts the arc current flowing through the mechanical switch to the semiconductor switch to erase the arc.

 また、この種のアーク消去装置には、例えば特許文献2に開示されているように、半導体スイッチが短絡故障したときに、半導体スイッチを回路から切り離して、回路を保護するために、ヒューズが組み込まれている。 In addition, in this type of arc extinguishing device, as disclosed in, for example, Patent Document 2, when the semiconductor switch is short-circuited, a fuse is incorporated to isolate the semiconductor switch from the circuit and protect the circuit. It is.

日本国特許公報「特許第3441813号公報」Japanese Patent Gazette “Patent No. 3441813” 日本国公告特許公報「特公平7-62970号公報」Japanese Patent Notice “Japanese Patent Publication No. 7-62970”

 しかしながら、ヒューズは一般に定格電流が大きくなると、それに伴い部品形状が大きくなる。例えば、瞬時であっても大電流を通電できるヒューズは、相当に大きな部品形状となる。ヒューズは、例えば1msecの間だけ150Aを通電する必要がある場合、少なくとも定格電流17A以上のものを使用する必要がある。この場合、ヒューズは、外形寸法(長さ×幅×厚さ)が例えば6.1×2.5×2.5とかなり大きく、かつ高価になる。このため、ヒューズを使用することは、ヒューズを備えるアーク消去装置の基板サイズを大きくし、アーク消去装置の小型化および低価格化の障害になっている。 However, fuses generally have a larger component shape as the rated current increases. For example, a fuse capable of energizing a large current even instantaneously has a considerably large part shape. For example, when it is necessary to energize 150 A only for 1 msec, it is necessary to use a fuse having a rated current of 17 A or more. In this case, the fuse has a considerably large external dimension (length × width × thickness), for example, 6.1 × 2.5 × 2.5, and is expensive. For this reason, the use of a fuse increases the substrate size of the arc erasing apparatus including the fuse, and is an obstacle to miniaturization and cost reduction of the arc erasing apparatus.

 したがって、本発明の一態様は、小型化、および低価格化を実現することができる直流開閉器のアーク消去装置の提供を目的としている。 Therefore, an object of one embodiment of the present invention is to provide an arc erasing device for a DC switch that can be reduced in size and price.

 本発明の一態様に係る直流開閉器のアーク消去装置は、負荷装置の直流電源と直列に接続された機械式の第1スイッチに並列に接続される半導体スイッチと、前記第1スイッチの両接点に接続され、前記第1スイッチを開いたときに前記両接点の間に発生する電圧により、前記半導体スイッチをオンにする電圧を出力する電源回路と、前記半導体スイッチと直列に接続され、前記半導体スイッチが短絡故障した際に流れる電流により断線する、チップ抵抗器からなる保護抵抗とを備えている。 An arc extinguishing device for a DC switch according to an aspect of the present invention includes a semiconductor switch connected in parallel to a mechanical first switch connected in series with a DC power source of a load device, and both contacts of the first switch A power supply circuit that outputs a voltage for turning on the semiconductor switch by a voltage generated between the two contacts when the first switch is opened, and the semiconductor switch is connected in series with the semiconductor switch. And a protective resistor composed of a chip resistor that is disconnected by a current flowing when the switch is short-circuited.

 本発明の一態様によれば、アーク消去装置の基板サイズの小型化すなわちアーク消去装置の小型化、および低価格化を実現することができる。 According to one aspect of the present invention, it is possible to reduce the substrate size of the arc erasing apparatus, that is, to reduce the size and price of the arc erasing apparatus.

本発明の実施形態のアーク消去装置を負荷装置に接続した状態を示すブロック図である。It is a block diagram which shows the state which connected the arc extinguishing apparatus of embodiment of this invention to the load apparatus. 図1に示した負荷装置およびアーク消去装置の回路図である。FIG. 2 is a circuit diagram of the load device and the arc extinguishing device shown in FIG. 1. 本発明の他の実施形態のアーク消去装置を負荷装置に接続した状態を示す回路図である。It is a circuit diagram which shows the state which connected the arc extinguishing apparatus of other embodiment of this invention to the load apparatus. 図3に示した負荷装置およびアーク消去装置の回路図である。FIG. 4 is a circuit diagram of the load device and the arc extinguishing device shown in FIG. 3. 本発明のさらに他の実施形態を示すものであって、アーク消去装置の適用例を示すブロック図である。FIG. 24 is a block diagram illustrating still another embodiment of the present invention and illustrating an application example of the arc erasing apparatus.

 〔実施形態1〕
 本発明の実施の形態を図面に基づいて以下に説明する。図1は、本実施形態のアーク消去装置を負荷装置に接続した状態を示すブロック図である。
Embodiment 1
Embodiments of the present invention will be described below with reference to the drawings. FIG. 1 is a block diagram showing a state in which the arc extinguishing device of this embodiment is connected to a load device.

 (負荷装置1の構成)
 負荷装置1は、図1に示すように、直流電源E1、負荷11および第1スイッチ(直流開閉器)SW1を備え、これらが閉ループを構成するように直列に接続されている。直流電源E1は例えば電池であり、負荷11は例えばモータであり、第1スイッチSW1は有接点を有する機械式のスイッチである。
(Configuration of load device 1)
As shown in FIG. 1, the load device 1 includes a DC power supply E1, a load 11, and a first switch (DC switch) SW1, and these are connected in series so as to form a closed loop. The DC power supply E1 is, for example, a battery, the load 11 is, for example, a motor, and the first switch SW1 is a mechanical switch having a contact.

 (アーク消去装置2の構成)
 アーク消去装置2は、図1に示すように、半導体スイッチTR4、第1タイマ回路21、電源回路22、保護回路23および保護抵抗R11を備えている。
(Configuration of arc erasing device 2)
As shown in FIG. 1, the arc erasing device 2 includes a semiconductor switch TR4, a first timer circuit 21, a power supply circuit 22, a protection circuit 23, and a protection resistor R11.

 半導体スイッチTR4は、本実施形態ではFET(電界効果トランジスタ)であり、ドレインが正側の第1通電路25aと接続され、ソースが負側の第2通電路25bと接続されている。第1通電路25aは正側接続端子T1と接続され、正側接続端子T1は、第1スイッチSW1の一方の端子と接続されている。また、第2通電路25bは負側接続端子T2と接続され、負側接続端子T2は、第1スイッチSW1の他方の端子と接続されている。正側接続端子T1から半導体スイッチTR4を経て負側接続端子T2に至る回路は、第1スイッチSW1に対する迂回回路28となっており、半導体スイッチTR4は、第1スイッチSW1と並列に接続されている。 The semiconductor switch TR4 is an FET (field effect transistor) in the present embodiment, and has a drain connected to the first current path 25a on the positive side and a source connected to the second current path 25b on the negative side. The first energization path 25a is connected to the positive side connection terminal T1, and the positive side connection terminal T1 is connected to one terminal of the first switch SW1. The second energization path 25b is connected to the negative connection terminal T2, and the negative connection terminal T2 is connected to the other terminal of the first switch SW1. A circuit from the positive side connection terminal T1 to the negative side connection terminal T2 via the semiconductor switch TR4 is a bypass circuit 28 for the first switch SW1, and the semiconductor switch TR4 is connected in parallel with the first switch SW1. .

 電源回路22は、第1通電路25aおよび第2通電路25bと接続されている。電源回路22と第1通電路25aとの接続は、第1通電路25aから電源回路22に向う方向を順方向とするダイオードD2を介して行われている。電源回路22は、第1通電路25aおよび第2通電路25bから給電されて一定電圧を半導体スイッチTR4へ出力する定電圧回路である。 The power supply circuit 22 is connected to the first energizing path 25a and the second energizing path 25b. The connection between the power circuit 22 and the first current path 25a is made via a diode D2 whose forward direction is from the first current path 25a toward the power circuit 22. The power supply circuit 22 is a constant voltage circuit that is supplied with power from the first energizing path 25a and the second energizing path 25b and outputs a constant voltage to the semiconductor switch TR4.

 第1タイマ回路21は、第1通電路25aにおける、第1通電路25aと半導体スイッチTR4との接続部と第1通電路25aとダイオードD2との接続部との間に設けられている。第1タイマ回路21は、アーク消去装置2の動作開始から一定時間が経過すると、すなわちコンデンサC1の充電が完了すると(コンデンサC1の電荷が満杯になると)、第1通電路25aを遮断する。 The first timer circuit 21 is provided in the first energization path 25a between the connection between the first energization path 25a and the semiconductor switch TR4 and the connection between the first energization path 25a and the diode D2. The first timer circuit 21 cuts off the first energization path 25a when a certain time has elapsed from the start of the operation of the arc extinguishing device 2, that is, when the charging of the capacitor C1 is completed (when the charge of the capacitor C1 is full).

 保護回路23は、電源回路22と半導体スイッチTR4との間に設けられ、電源回路22から供給される電圧を半導体スイッチTR4のゲートに供給する。また、保護回路23は、半導体スイッチTR4のゲートに最大定格以上の電圧が掛からないようにして、半導体スイッチTR4を保護する。なお、保護回路23は、アーク消去装置2の基本的な動作上、必須のものではなく、省くことができる。 The protection circuit 23 is provided between the power supply circuit 22 and the semiconductor switch TR4, and supplies the voltage supplied from the power supply circuit 22 to the gate of the semiconductor switch TR4. Further, the protection circuit 23 protects the semiconductor switch TR4 by preventing a voltage exceeding the maximum rating from being applied to the gate of the semiconductor switch TR4. Note that the protection circuit 23 is not essential for the basic operation of the arc erasing apparatus 2 and can be omitted.

 また、電源回路22に対する半導体スイッチTR4側とは反対側の位置における、第1通電路25aと第2通電路25bとの間には、ダイオードD1およびコンデンサC2が設けられている。ダイオードD1は、第2通電路25bから第1通電路25aへ向う方向を順方向として、第1通電路25aおよび第2通電路25bに接続されている。ダイオードD1は、第1タイマ回路21、半導体スイッチTR4およびダイオードD1によって形成される閉ループにより、第1タイマ回路21に蓄積された電荷を放電させ、第1タイマ回路21をリセットさせる。コンデンサC2は、第1通電路25aおよび第2通電路25bのノイズを除去し、第1通電路25aと第2通電路25bとの間の電圧を安定化する。なお、コンデンサC2は、アーク消去装置2の基本的な動作上、必須のものではなく、省くことができる。 Further, a diode D1 and a capacitor C2 are provided between the first energizing path 25a and the second energizing path 25b at a position opposite to the semiconductor switch TR4 side with respect to the power supply circuit 22. The diode D1 is connected to the first energizing path 25a and the second energizing path 25b with the direction from the second energizing path 25b toward the first energizing path 25a as the forward direction. The diode D1 discharges the charge accumulated in the first timer circuit 21 and resets the first timer circuit 21 by a closed loop formed by the first timer circuit 21, the semiconductor switch TR4, and the diode D1. The capacitor C2 removes noise from the first current path 25a and the second current path 25b, and stabilizes the voltage between the first current path 25a and the second current path 25b. The capacitor C2 is not essential for the basic operation of the arc erasing device 2, and can be omitted.

  (保護抵抗R11の構成)
 保護抵抗R11は、迂回回路28において半導体スイッチTR4と直列に接続されている。なお、保護抵抗R11を設ける位置は、図1に示した半導体スイッチTR4と正側接続端子T1との間に限定されず、半導体スイッチTR4と負側接続端子T2との間であってもよい。例えば、保護抵抗R11は、負荷11と第1タイマ回路21との間(第1通電路25a)の半導体スイッチTR4の接続部と、半導体スイッチTR4との間に設けられてもよい。
(Configuration of protection resistor R11)
The protective resistor R11 is connected in series with the semiconductor switch TR4 in the bypass circuit 28. The position where the protective resistor R11 is provided is not limited to the position between the semiconductor switch TR4 and the positive connection terminal T1 shown in FIG. 1, and may be between the semiconductor switch TR4 and the negative connection terminal T2. For example, the protective resistor R11 may be provided between the connection part of the semiconductor switch TR4 between the load 11 and the first timer circuit 21 (first conduction path 25a) and the semiconductor switch TR4.

 保護抵抗R11は、抵抗値が例えば1mΩ~10mΩ程度の小さい値のチップ抵抗器であり、好ましくは導電部分(すなわち抵抗部分)が金属薄膜であるチップ抵抗器である。この場合、チップ抵抗器において、金属薄膜は例えばセラミックス基板上に形成されている。保護抵抗R11は、半導体スイッチTR4が故障により短絡した場合に、例えば溶断して断線状態となり、迂回回路28に電流が流れ続けることを防止する。保護抵抗R11には、市販品の金属箔低抵抗チップ抵抗器を使用することができる。 The protective resistor R11 is a chip resistor having a small resistance value of, for example, about 1 mΩ to 10 mΩ, and is preferably a chip resistor whose conductive portion (that is, the resistance portion) is a metal thin film. In this case, in the chip resistor, the metal thin film is formed on a ceramic substrate, for example. When the semiconductor switch TR4 is short-circuited due to a failure, the protective resistor R11 prevents the current from continuing to flow through the bypass circuit 28, for example, by fusing and being disconnected. A commercially available metal foil low resistance chip resistor can be used as the protective resistor R11.

 (アーク消去装置2の具体的な回路)
 図2は、図1に示した負荷装置1およびアーク消去装置2の回路図である。図2に示すように、アーク消去装置2の第1タイマ回路21は、直列接続されたコンデンサC1および抵抗R1を備えている。なお、コンデンサC1の静電容量は、電源回路22のコンデンサC3の静電容量よりもはるかに大きい。また、抵抗R1は、抵抗値が低い抵抗であり、回路に過大な電流が流れることを防止する上において設けることが好ましいものの、アーク消去装置2の基本的な動作上、必須のものではなく、省くことができる。
(Specific circuit of the arc erasing device 2)
FIG. 2 is a circuit diagram of the load device 1 and the arc extinguishing device 2 shown in FIG. As shown in FIG. 2, the first timer circuit 21 of the arc extinguishing device 2 includes a capacitor C1 and a resistor R1 connected in series. Note that the capacitance of the capacitor C1 is much larger than the capacitance of the capacitor C3 of the power supply circuit 22. The resistor R1 is a resistor having a low resistance value and is preferably provided for preventing an excessive current from flowing through the circuit. However, the resistor R1 is not essential for the basic operation of the arc extinguishing device 2. It can be omitted.

 電源回路22は、トランジスタTR1、コンデンサC3、抵抗R2,R3およびツェナーダイオードZD1を備えている。トランジスタTR1のエミッタは、このエミッタから半導体スイッチTR4のゲートに向う第3通電路27と接続されている。コンデンサC3は、トランジスタTR1のコレクタと第2通電路25bとの間、抵抗R2は、トランジスタTR1のベースとコレクタとの間、ツェナーダイオードZD1は、トランジスタTR1のベースと第2通電路25bとの間、抵抗R3は、トランジスタTR1のエミッタと第2通電路25bとの間に、それぞれ設けられている。なお、前述したダイオードD2のカソードは、トランジスタTR1のコレクタと接続されている。 The power supply circuit 22 includes a transistor TR1, a capacitor C3, resistors R2 and R3, and a Zener diode ZD1. The emitter of the transistor TR1 is connected to the third conduction path 27 from this emitter toward the gate of the semiconductor switch TR4. The capacitor C3 is between the collector of the transistor TR1 and the second conduction path 25b, the resistor R2 is between the base and collector of the transistor TR1, and the Zener diode ZD1 is between the base of the transistor TR1 and the second conduction path 25b. The resistor R3 is provided between the emitter of the transistor TR1 and the second energization path 25b. The cathode of the diode D2 described above is connected to the collector of the transistor TR1.

 保護回路23は、抵抗R10およびツェナーダイオードZD2を備えている。抵抗R10は、第3通電路27におけるトランジスタTR1のエミッタと半導体スイッチTR4のゲートとの間、ツェナーダイオードZD2は、半導体スイッチTR4のゲートと第2通電路25bとの間に、それぞれ設けられている。抵抗10は、ゲート抵抗と呼ばれているものであり、半導体スイッチTR4であるFETのゲートとソースとの間の寄生容量に流れ込む電流を制限している。 The protection circuit 23 includes a resistor R10 and a Zener diode ZD2. The resistor R10 is provided between the emitter of the transistor TR1 and the gate of the semiconductor switch TR4 in the third conduction path 27, and the Zener diode ZD2 is provided between the gate of the semiconductor switch TR4 and the second conduction path 25b. . The resistor 10 is called a gate resistor, and limits the current flowing into the parasitic capacitance between the gate and the source of the FET that is the semiconductor switch TR4.

 (アーク消去装置2の動作)
 上記の構成において、アーク消去装置2の動作を以下に説明する。
(Operation of Arc Eraser 2)
In the above configuration, the operation of the arc erasing apparatus 2 will be described below.

  (第1スイッチSW1を閉じる場合)
 負荷装置1およびアーク消去装置2の停止状態では、第1スイッチSW1が開状態である。したがって、第1スイッチSW1の接点間には、直流電源E1による電圧が生じている。
(When closing the first switch SW1)
When the load device 1 and the arc extinguishing device 2 are stopped, the first switch SW1 is open. Therefore, a voltage by the DC power supply E1 is generated between the contacts of the first switch SW1.

 上記の状態から、第1スイッチSW1を閉じると、直流電源E1、負荷11、第1スイッチSW1および直流電源E1の経路にて負荷11に電流が流れ、負荷11(負荷装置1)が動作する。 When the first switch SW1 is closed from the above state, a current flows through the load 11 through the path of the DC power supply E1, the load 11, the first switch SW1 and the DC power supply E1, and the load 11 (load device 1) operates.

  (第1スイッチSW1を開く場合)
 第1スイッチSW1を開くと、負荷11に流れる電流が遮断され、負荷11(負荷装置1)が動作を停止する。
(When opening the first switch SW1)
When the first switch SW1 is opened, the current flowing through the load 11 is interrupted, and the load 11 (load device 1) stops operating.

 この場合、第1スイッチSW1が開くと、第1スイッチSW1の接点間に電圧が発生する。上記接点間に発生した電圧により電源回路22が動作し、電源回路22の出力電圧が半導体スイッチTR4のゲートに印加され、半導体スイッチTR4がオンとなる。したがって、迂回回路28が閉状態となり、第1スイッチSW1の接点間でのアークの発生が抑制される。 In this case, when the first switch SW1 is opened, a voltage is generated between the contacts of the first switch SW1. The power supply circuit 22 operates by the voltage generated between the contacts, the output voltage of the power supply circuit 22 is applied to the gate of the semiconductor switch TR4, and the semiconductor switch TR4 is turned on. Therefore, the detour circuit 28 is closed, and the occurrence of an arc between the contacts of the first switch SW1 is suppressed.

 具体的には、第1スイッチSW1が開くと、第1スイッチSW1の接点間に一瞬だけ電圧が発生する。第1スイッチSW1の接点間に電圧が発生すると、正側接続端子T1から第1タイマ回路21に向って第1通電路25aに電流が流れる。この電流は、第1タイマ回路21を経た後、ダイオードD2を介して電源回路22のコンデンサC3へ流れ込む。これにより、電源回路22のトランジスタTR1にベース電流が流れてトランジスタTR1がオンとなる。なお、トランジスタTR1のベースにはツェナーダイオードZD1の動作により一定の電圧が印加される。 Specifically, when the first switch SW1 is opened, a voltage is generated for a moment between the contacts of the first switch SW1. When a voltage is generated between the contacts of the first switch SW1, a current flows from the positive connection terminal T1 toward the first timer circuit 21 through the first energization path 25a. This current flows through the first timer circuit 21 and then flows into the capacitor C3 of the power supply circuit 22 via the diode D2. As a result, a base current flows through the transistor TR1 of the power supply circuit 22, and the transistor TR1 is turned on. A constant voltage is applied to the base of the transistor TR1 by the operation of the Zener diode ZD1.

 トランジスタTR1がオンになると、電源回路22から出力された電圧が半導体スイッチTR4のゲートに印加され、半導体スイッチTR4がオンとなる。半導体スイッチTR4がオンになると、迂回回路28が開状態から閉状態となる。したがって、第1スイッチSW1の接点間には電流が流れず、電流は迂回回路28に全て流れるため、第1スイッチSW1の接点間でのアークの発生が抑制される。 When the transistor TR1 is turned on, the voltage output from the power supply circuit 22 is applied to the gate of the semiconductor switch TR4, and the semiconductor switch TR4 is turned on. When the semiconductor switch TR4 is turned on, the bypass circuit 28 changes from the open state to the closed state. Therefore, no current flows between the contacts of the first switch SW1, and all the current flows through the bypass circuit 28, so that arcing between the contacts of the first switch SW1 is suppressed.

 なお、アーク消去装置2では、第1スイッチSW1を開いたときの第1スイッチSW1の接点間電圧(例えば10V)が、第1スイッチSW1においてアークが発生する場合のSW1の接点間電圧(例えば12V)よりも低くなるように設定している。したがって、アーク消去装置2は、第1スイッチSW1を開いたときのアークの発生自体を防止することができる。この点は、他の実施形態においても同様である。 In the arc erasing device 2, the voltage between the contacts of the first switch SW1 (for example, 10V) when the first switch SW1 is opened is the voltage between the contacts of the SW1 when the arc is generated in the first switch SW1 (for example, 12V). ) Is set to be lower. Therefore, the arc erasing apparatus 2 can prevent the occurrence of arc itself when the first switch SW1 is opened. This is the same in other embodiments.

 第1スイッチSW1の接点間は、迂回回路28が閉状態になることにより、低インピーダンスとなる。負荷装置1の負荷11にも同様に電流が継続して流れる。 接点 Between the contact points of the first switch SW1, the bypass circuit 28 is closed, so that the impedance becomes low. Similarly, a current continuously flows through the load 11 of the load device 1.

 その後、第1通電路25aに電流が流れなくなったことにより、電源回路22は動作を停止し、半導体スイッチTR4はオフとなり、迂回回路28は開状態となる。また、半導体スイッチTR4がオフになった場合、第1スイッチSW1は開状態であるので、負荷11には電流が流れず、第1スイッチSW1の接点間電圧は、直流電源E1の電圧に戻る。 Thereafter, when no current flows through the first current path 25a, the power supply circuit 22 stops operating, the semiconductor switch TR4 is turned off, and the bypass circuit 28 is opened. When the semiconductor switch TR4 is turned off, the first switch SW1 is in an open state, so that no current flows through the load 11, and the voltage between the contacts of the first switch SW1 returns to the voltage of the DC power supply E1.

 また、第1タイマ回路21のコンデンサC1の充電が完了すると、第1タイマ回路21によって第1通電路25aが遮断される。したがって、アーク消去装置2は、負荷装置1すなわち直流電源E1から電気的に切り離された安定な状態となる。 Further, when the charging of the capacitor C1 of the first timer circuit 21 is completed, the first current path 25a is blocked by the first timer circuit 21. Therefore, the arc extinguishing device 2 is in a stable state that is electrically disconnected from the load device 1, that is, the DC power supply E1.

 なお、第1スイッチSW1を閉じる場合にも、第1スイッチSW1が完全に閉じるまでの過程において、第1スイッチSW1を開く場合と同様、第1スイッチSW1の接点間に発生する電圧によってアーク消去装置2が動作する。 Even when the first switch SW1 is closed, in the process until the first switch SW1 is completely closed, as in the case where the first switch SW1 is opened, the arc extinguishing device is generated by the voltage generated between the contacts of the first switch SW1. 2 works.

 (保護抵抗R11を備えることによる利点)
 アーク消去装置3は、保護抵抗R11を備えていることにより、次のような利点を有する。
(Advantages of providing the protective resistor R11)
The arc extinguishing device 3 has the following advantages due to the provision of the protective resistor R11.

 保護抵抗R11に使用するチップ抵抗器は小型かつ安価である。例えば1msecの間だけ150Aを通電する上記チップ抵抗器の場合、外形寸法(長さ×幅×厚さ)が、1.25×2.0×0.5のものがあり、同等の溶断特性のヒューズと比較して、体積比が約1/30である。したがって、ヒューズに代えて、チップ抵抗器からなる保護抵抗R11を使用すれば、基板サイズの小型化すなわちアーク消去装置3の小型化、および低価格化を実現することができる。 The chip resistor used for the protective resistor R11 is small and inexpensive. For example, in the case of the above chip resistor that energizes 150 A only for 1 msec, there are external dimensions (length × width × thickness) of 1.25 × 2.0 × 0.5, which have the same fusing characteristics. Compared with the fuse, the volume ratio is about 1/30. Therefore, if the protective resistor R11 made of a chip resistor is used in place of the fuse, the substrate size can be reduced, that is, the arc erasing device 3 can be reduced and the price can be reduced.

 また、チップ抵抗器である保護抵抗R11は、電気が流れる導電部分(すなわち抵抗部分)を金属薄膜とすれば、半導体スイッチTR4が断線故障した場合に、溶断する電流や溶断するまでの時間等の条件を設定し易く、ヒューズの代替品として好適である。 Further, the protective resistor R11, which is a chip resistor, can be configured such that if the conductive portion (that is, the resistance portion) through which electricity flows is a metal thin film, the current to be blown or the time to blow when the semiconductor switch TR4 is broken. It is easy to set conditions and is suitable as a substitute for fuses.

 〔実施形態2〕
 本発明の他の実施形態を図面に基づいて以下に説明する。なお、説明の便宜上、前記実施形態にて説明した部材と同じ機能を有する部材については、同じ符号を付記し、その説明を省略する。
[Embodiment 2]
Another embodiment of the present invention will be described below with reference to the drawings. For convenience of explanation, members having the same functions as those described in the embodiment are given the same reference numerals, and descriptions thereof are omitted.

 図3は、本実施形態のアーク消去装置を負荷装置に接続した状態を示すブロック図である。図4は、図3に示した負荷装置およびアーク消去装置の回路図である。 FIG. 3 is a block diagram showing a state where the arc extinguishing device of the present embodiment is connected to a load device. FIG. 4 is a circuit diagram of the load device and the arc extinguishing device shown in FIG.

 (アーク消去装置3の構成)
 アーク消去装置3は、図3に示すように、アーク消去装置2に対して第2タイマ回路24を追加した構成であり、他の構成はアーク消去装置2と同様である。
(Configuration of arc erasing device 3)
As shown in FIG. 3, the arc erasing device 3 has a configuration in which a second timer circuit 24 is added to the arc erasing device 2, and the other configuration is the same as that of the arc erasing device 2.

 第2タイマ回路24は、電源回路22と保護回路23との間に設けられ、動作開始から一定時間が経過すると、電源回路22から半導体スイッチTR4への電圧供給を遮断し、半導体スイッチTR4をオフにする。 The second timer circuit 24 is provided between the power supply circuit 22 and the protection circuit 23. When a certain time has elapsed from the start of operation, the second timer circuit 24 cuts off the voltage supply from the power supply circuit 22 to the semiconductor switch TR4 and turns off the semiconductor switch TR4. To.

 (アーク消去装置3の具体的な回路)
 図4は、図3に示した負荷装置1およびアーク消去装置3の回路図である。図4に示すように、第2タイマ回路24は、トランジスタTR2,TR3、抵抗R4~R9およびコンデンサC4を備えている。トランジスタTR2,TR3のエミッタは第2通電路25bと接続されている。コンデンサC4および抵抗R4は直列接続されて、第3通電路27とトランジスタTR2のベースとの間に設けられている。抵抗R5は、トランジスタTR2のベースと第2通電路25bとの間、抵抗R6は、第3通電路27とトランジスタTR2のコレクタとの間、抵抗R7は、トランジスタTR2のコレクタとトランジスタTR3のベースとの間、抵抗R8は、第3通電路27における、抵抗R6との接続部とトランジスタTR3のコレクタとの接続部との間、抵抗R9は、トランジスタTR3のベースと第2通電路25bとの間に、それぞれ設けられている。
(Specific circuit of the arc erasing device 3)
FIG. 4 is a circuit diagram of the load device 1 and the arc extinguishing device 3 shown in FIG. As shown in FIG. 4, the second timer circuit 24 includes transistors TR2 and TR3, resistors R4 to R9, and a capacitor C4. The emitters of the transistors TR2 and TR3 are connected to the second energizing path 25b. The capacitor C4 and the resistor R4 are connected in series and are provided between the third conduction path 27 and the base of the transistor TR2. The resistor R5 is between the base of the transistor TR2 and the second current path 25b, the resistor R6 is between the third current path 27 and the collector of the transistor TR2, and the resistor R7 is between the collector of the transistor TR2 and the base of the transistor TR3. The resistor R8 is between the connection between the resistor R6 and the collector of the transistor TR3 in the third conduction path 27, and the resistor R9 is between the base of the transistor TR3 and the second conduction path 25b. Are provided respectively.

 また、半導体スイッチTR4のゲートとドレインとの間には、直列接続されたダイオードD3およびツェナーダイオードZD3からなるサージ回路26が設けられている。サージ回路26は、半導体スイッチTR4に耐圧を超えるような過大な電圧が加わったときに、半導体スイッチTR4をオンにすることにより、半導体スイッチTR4を保護する。 Further, a surge circuit 26 including a diode D3 and a Zener diode ZD3 connected in series is provided between the gate and drain of the semiconductor switch TR4. The surge circuit 26 protects the semiconductor switch TR4 by turning on the semiconductor switch TR4 when an excessive voltage exceeding the withstand voltage is applied to the semiconductor switch TR4.

 (アーク消去装置3の動作)
 上記の構成において、アーク消去装置3の動作を以下に説明する。第1スイッチSW1を開いたときには、アーク消去装置2の場合と同様、第1スイッチSW1の接点間に電圧が発生する。第1スイッチSW1の接点間に電圧が発生すると、正側接続端子T1から第1タイマ回路21に向って第1通電路25aに電流が流れる。この電流は、第1タイマ回路21を経た後、ダイオードD2を介して電源回路22のコンデンサC3へ流れ込む。これにより、電源回路22のトランジスタTR1にベース電流が流れてトランジスタTR1がオンとなる。さらに、第2タイマ回路24のトランジスタTR2に、コンデンサC4および抵抗R4を介してベース電流が流れ、トランジスタTR2がオンとなる。
(Operation of Arc Eraser 3)
In the above configuration, the operation of the arc erasing apparatus 3 will be described below. When the first switch SW1 is opened, a voltage is generated between the contacts of the first switch SW1, as in the case of the arc erasing device 2. When a voltage is generated between the contacts of the first switch SW1, a current flows from the positive connection terminal T1 toward the first timer circuit 21 through the first energization path 25a. This current flows through the first timer circuit 21 and then flows into the capacitor C3 of the power supply circuit 22 via the diode D2. As a result, a base current flows through the transistor TR1 of the power supply circuit 22, and the transistor TR1 is turned on. Further, a base current flows through the capacitor C4 and the resistor R4 to the transistor TR2 of the second timer circuit 24, and the transistor TR2 is turned on.

 第2タイマ回路24のトランジスタTR3は、トランジスタTR2がオンの状態ではオフの状態を維持する。したがって、電源回路22から出力された電圧が半導体スイッチTR4のゲートに印加され、半導体スイッチTR4がオンとなる。半導体スイッチTR4がオンになると、迂回回路28が開状態から閉状態となる。したがって、第1スイッチSW1の接点間には電流が流れず、電流は迂回回路28に全て流れ、第1スイッチSW1の接点間でのアークの発生が抑制される。 The transistor TR3 of the second timer circuit 24 maintains the off state when the transistor TR2 is on. Therefore, the voltage output from the power supply circuit 22 is applied to the gate of the semiconductor switch TR4, and the semiconductor switch TR4 is turned on. When the semiconductor switch TR4 is turned on, the bypass circuit 28 changes from the open state to the closed state. Therefore, no current flows between the contacts of the first switch SW1, and all the current flows through the bypass circuit 28, so that arcing between the contacts of the first switch SW1 is suppressed.

 半導体スイッチTR4がオンとなった後は、所定時間が経過すると、第2タイマ回路24が電源回路22から半導体スイッチTR4への電圧供給を遮断して半導体スイッチTR4をオフにし、迂回回路28が開状態となる。 After a predetermined time has elapsed after the semiconductor switch TR4 is turned on, the second timer circuit 24 cuts off the voltage supply from the power supply circuit 22 to the semiconductor switch TR4, turns off the semiconductor switch TR4, and the bypass circuit 28 opens. It becomes a state.

 具体的には、半導体スイッチTR4がオンとなった後は、電流が第1通電路25aに流れ込まないものの、電源回路22および第2タイマ回路24は、コンデンサC1,C3に蓄積された電荷を使用して動作を継続する。 Specifically, after the semiconductor switch TR4 is turned on, the current does not flow into the first conduction path 25a, but the power supply circuit 22 and the second timer circuit 24 use the charges accumulated in the capacitors C1 and C3. And continue operation.

 半導体スイッチTR4がオンとなった後、コンデンサC4および抵抗R4の値によって決まる所定時間が経過すると、第2タイマ回路24のコンデンサC4の充電が完了する。これにより、トランジスタTR2にベース電流が流れなくなり、トランジスタTR2がオフとなる。 When a predetermined time determined by the values of the capacitor C4 and the resistor R4 elapses after the semiconductor switch TR4 is turned on, charging of the capacitor C4 of the second timer circuit 24 is completed. As a result, the base current does not flow to the transistor TR2, and the transistor TR2 is turned off.

 トランジスタTR2がオフになると、抵抗R6,R7を介してトランジスタTR3にベース電流が流れ、トランジスタTR3がオンとなり、トランジスタTR3によって第3通電路27が第1通電路25aと接続される。これにより、半導体スイッチTR4のゲート電圧が0Vとなって半導体スイッチTR4がオフとなり、迂回回路28が開状態となる。 When the transistor TR2 is turned off, a base current flows to the transistor TR3 via the resistors R6 and R7, the transistor TR3 is turned on, and the third current path 27 is connected to the first current path 25a by the transistor TR3. As a result, the gate voltage of the semiconductor switch TR4 becomes 0V, the semiconductor switch TR4 is turned off, and the bypass circuit 28 is opened.

 半導体スイッチTR4がオフになった場合、第1スイッチSW1は開状態であるので、第1スイッチSW1の接点間電圧は、直流電源E1の電圧に戻る。その後、第1タイマ回路21のコンデンサC1の充電が完了すると、第1タイマ回路21によって第1通電路25aが遮断される。したがって、アーク消去装置3は、負荷装置1すなわち直流電源E1から電気的に切り離された安定な状態となる。 When the semiconductor switch TR4 is turned off, the first switch SW1 is in an open state, so the voltage between the contacts of the first switch SW1 returns to the voltage of the DC power supply E1. Thereafter, when charging of the capacitor C1 of the first timer circuit 21 is completed, the first current path 25a is cut off by the first timer circuit 21. Therefore, the arc extinguishing device 3 is in a stable state that is electrically disconnected from the load device 1, that is, the DC power supply E1.

 このように、アーク消去装置3では、電源回路22が正常に動作している期間内に、第2タイマ回路24が半導体スイッチTR4を強制的にオフにする。 Thus, in the arc extinguishing device 3, the second timer circuit 24 forcibly turns off the semiconductor switch TR4 within a period during which the power supply circuit 22 is operating normally.

 また、第1タイマ回路21の機能は、上記のように、半導体スイッチTR4のオフ後にアーク消去装置3を負荷装置1から電気的に切り離して、電源回路22の動作を停止させることである。これにより、第1タイマ回路21は、負荷装置1の直流電源E1の電力がアーク消去装置3によって消費され続ける事態を阻止している。したがって、アーク消去装置3は、抵抗R1およびコンデンサC1からなる第1タイマ回路21に代えて、半導体スイッチTR4のオフ後にアーク消去装置3(特に電源回路22)を負荷装置1から電気的に切り離す回路を備えていてもよい。この点は、他の実施形態においても同様である。 Further, as described above, the function of the first timer circuit 21 is to electrically disconnect the arc erasing device 3 from the load device 1 after the semiconductor switch TR4 is turned off and stop the operation of the power supply circuit 22. Thereby, the first timer circuit 21 prevents a situation in which the electric power of the DC power source E1 of the load device 1 is continuously consumed by the arc erasing device 3. Therefore, the arc extinguishing device 3 is a circuit for electrically disconnecting the arc extinguishing device 3 (particularly the power supply circuit 22) from the load device 1 after the semiconductor switch TR4 is turned off, instead of the first timer circuit 21 including the resistor R1 and the capacitor C1. May be provided. This is the same in other embodiments.

 (アーク消去装置3の利点)
 アーク消去装置3が保護抵抗R11を備えていることによる利点は、アーク消去装置2の場合と同様である。
(Advantages of Arc Eraser 3)
The advantage of the arc extinguishing device 3 including the protective resistor R11 is the same as that of the arc extinguishing device 2.

 また、アーク消去装置3では、第1スイッチSW1を開いたときに、半導体スイッチTR4がオンとなり、その後、所定時間が経過すると、第2タイマ回路24が電源回路22から半導体スイッチTR4への電圧供給を遮断して半導体スイッチTR4をオフにし、半導体スイッチTR4による迂回回路28が開状態となる。 Further, in the arc erasing apparatus 3, when the first switch SW1 is opened, the semiconductor switch TR4 is turned on, and after a predetermined time has elapsed, the second timer circuit 24 supplies voltage from the power supply circuit 22 to the semiconductor switch TR4. And the semiconductor switch TR4 is turned off, and the bypass circuit 28 by the semiconductor switch TR4 is opened.

 この場合、第2タイマ回路24は、第1スイッチSW1への印加電圧および第1スイッチSW1の開閉速度に関係なく、半導体スイッチTR4の導通時間を任意に設定し、第1スイッチSW1の接点間でのアーク電流の消去に必要な最小時間だけ、半導体スイッチTR4をオンさせることができる。 In this case, the second timer circuit 24 arbitrarily sets the conduction time of the semiconductor switch TR4 regardless of the voltage applied to the first switch SW1 and the opening / closing speed of the first switch SW1, and between the contacts of the first switch SW1. The semiconductor switch TR4 can be turned on only for the minimum time required for erasing the arc current.

 すなわち、半導体スイッチTR4は、第2タイマ回路24の動作により、オン状態からオフ状態へ変化する場合の過渡期間を有することなく、オン状態からオフ状態へ移行することができる。 That is, the semiconductor switch TR4 can transition from the on state to the off state without having a transition period when the second timer circuit 24 operates to change from the on state to the off state.

 これにより、半導体スイッチTR4は、電力損失が低減し、発熱量が少なくなり、電力損失の増大に起因して故障する虞がない。したがって、半導体スイッチTR4には、高価かつ大型の素子を使用したり、放熱装置を設けたりする必要がない。この結果、アーク消去装置3は、信頼性が高く、かつ小型で安価な構成とすることができる。 As a result, the semiconductor switch TR4 has a reduced power loss, a reduced amount of heat generation, and no risk of failure due to an increased power loss. Therefore, it is not necessary to use an expensive and large element or provide a heat dissipation device for the semiconductor switch TR4. As a result, the arc erasing device 3 can be configured with high reliability, small size, and low cost.

 なお、アーク消去装置3は、電源回路22として定電圧回路を備え、定電圧回路から安定した一定の直流電圧を出力する。したがって、第2タイマ回路24は、直流電源E1の電圧や負荷電流等が変化した場合であっても、半導体スイッチTR4を、オン時点からの所定時間の経過後に正確にオフにさせることができる。これにより、半導体スイッチTR4の熱損失を一定量に抑制し、半導体スイッチTR4を確実に保護することができる。 The arc erasing device 3 includes a constant voltage circuit as the power supply circuit 22 and outputs a stable and constant DC voltage from the constant voltage circuit. Accordingly, the second timer circuit 24 can accurately turn off the semiconductor switch TR4 after a lapse of a predetermined time from the ON point even when the voltage of the DC power supply E1, the load current, or the like changes. Thereby, the heat loss of the semiconductor switch TR4 can be suppressed to a certain amount, and the semiconductor switch TR4 can be reliably protected.

 また、電源回路22は、定電圧回路に代えて、単に半導体スイッチTR4を駆動する電源回路を備えていてもよい。この場合の電源回路は、電源回路22から例えばトランジスタTR1、抵抗R2およびツェナーダイオードZD1を省いたものとなる。 The power supply circuit 22 may include a power supply circuit that simply drives the semiconductor switch TR4 instead of the constant voltage circuit. The power supply circuit in this case is obtained by omitting, for example, the transistor TR1, the resistor R2, and the Zener diode ZD1 from the power supply circuit 22.

 また、本実施形態では、スイッチング素子としての半導体スイッチTR4がFETである場合を例に説明した。しかしながら、半導体スイッチTR4は、FETの他、IGBT(Insulated Gate Bipolar Transistor)やその他のパワートランジスタであってもよい。この点は、以下に示すその他の実施形態においても同様である。 In this embodiment, the case where the semiconductor switch TR4 as the switching element is an FET has been described as an example. However, the semiconductor switch TR4 may be an IGBT (Insulated Gate Bipolar Transistor) or other power transistor in addition to the FET. This also applies to the other embodiments described below.

 〔実施形態3〕
 本発明のさらに他の実施形態を図面に基づいて以下に説明する。なお、説明の便宜上、前記実施形態にて説明した部材と同じ機能を有する部材については、同じ符号を付記し、その説明を省略する。
[Embodiment 3]
Still another embodiment of the present invention will be described below with reference to the drawings. For convenience of explanation, members having the same functions as those described in the embodiment are given the same reference numerals, and descriptions thereof are omitted.

 図5は、本実施形態のアーク消去装置の適用例を示すブロック図である。前述の実施形態に示したアーク消去装置2,3は、トリガスイッチ41を有し、トリガスイッチ41に第1スイッチSW1を組み込んだ装置(例えば電動工具)に適用可能である。その他の適用例として、アーク消去装置2,3は、図5に示すように、負荷11に接続されるソケット31に組み込むことができる。この場合、アーク消去装置2,3は、筐体を有するユニットとして構成される。 FIG. 5 is a block diagram showing an application example of the arc erasing apparatus of the present embodiment. The arc extinguishing devices 2 and 3 shown in the above-described embodiment can be applied to a device (for example, an electric tool) that includes the trigger switch 41 and incorporates the first switch SW1 into the trigger switch 41. As another application example, the arc extinguishing devices 2 and 3 can be incorporated in a socket 31 connected to a load 11 as shown in FIG. In this case, the arc extinguishing devices 2 and 3 are configured as a unit having a casing.

 図5に記載の構成では、負荷11は例えば車載用モータであり、第1スイッチSW1は、ソケット31に接続される例えばリレーである。この場合、ソケット31は、負荷11および直流電源E1との接続端子31a,31b、およびリレー(第1スイッチSW1)との接続端子31c,31dを備えていてもよい。 5, the load 11 is, for example, a vehicle-mounted motor, and the first switch SW1 is, for example, a relay connected to the socket 31. In this case, the socket 31 may include connection terminals 31a and 31b for the load 11 and the DC power supply E1, and connection terminals 31c and 31d for the relay (first switch SW1).

 上記のような構成では、アーク消去装置2,3は、リレーの接点間でのアークの発生を防止し、あるいはリレーの接点間に発生したアークを消去し、リレーの寿命を長くする。 In the configuration as described above, the arc extinguishing devices 2 and 3 prevent the occurrence of an arc between the contact points of the relay, or erase the arc generated between the contact points of the relay, thereby extending the life of the relay.

 アーク消去装置2,3は、その他、スイッチを有する産業機器に適用可能である。 Arc extinguishing devices 2 and 3 can be applied to other industrial equipment having a switch.

 〔まとめ〕
 本発明の一態様に係る直流開閉器のアーク消去装置は、負荷装置の直流電源と直列に接続された機械式の第1スイッチに並列に接続される半導体スイッチと、前記第1スイッチの両接点に接続され、前記第1スイッチを開いたときに前記両接点の間に発生する電圧により、前記半導体スイッチをオンにする電圧を出力する電源回路と、前記半導体スイッチと直列に接続され、前記半導体スイッチが短絡故障した際に流れる電流により断線する、チップ抵抗器からなる保護抵抗とを備えている。
[Summary]
An arc extinguishing device for a DC switch according to an aspect of the present invention includes a semiconductor switch connected in parallel to a mechanical first switch connected in series with a DC power source of a load device, and both contacts of the first switch A power supply circuit that outputs a voltage for turning on the semiconductor switch by a voltage generated between the two contacts when the first switch is opened, and the semiconductor switch is connected in series with the semiconductor switch. And a protective resistor composed of a chip resistor that is disconnected by a current flowing when the switch is short-circuited.

 上記の構成によれば、第1スイッチを開くと、第1スイッチの両接点間に電圧が発生し、電源回路は、その電圧により、半導体スイッチをオンにする電圧を出力し、半導体スイッチはオンとなる。半導体スイッチがオンになると、電流は第1スイッチを迂回して半導体スイッチに流れる。したがって、第1スイッチの接点間では、アークが解消し、あるいはアークが発生しない。 According to the above configuration, when the first switch is opened, a voltage is generated between both contacts of the first switch, and the power supply circuit outputs a voltage for turning on the semiconductor switch by the voltage, and the semiconductor switch is turned on. It becomes. When the semiconductor switch is turned on, current flows through the semiconductor switch bypassing the first switch. Therefore, the arc is eliminated or no arc is generated between the contacts of the first switch.

 一方、半導体スイッチが短絡故障した場合、半導体スイッチと直列に接続されるチップ抵抗器は、断線し、半導体スイッチおよびチップ抵抗器を含む迂回回路に電流が流れ続けることが防止する。 On the other hand, when the semiconductor switch is short-circuited, the chip resistor connected in series with the semiconductor switch is disconnected, and current is prevented from continuing to flow through the bypass circuit including the semiconductor switch and the chip resistor.

 チップ抵抗器は、一般に使用されるヒューズの代替品であり、小型かつ安価である。すなわち、ヒューズに代えて、チップ抵抗器を使用すれば、アーク消去装置の基板サイズの小型化すなわちアーク消去装置の小型化、および低価格化を実現することができる。 Chip resistors are a substitute for commonly used fuses and are small and inexpensive. That is, if a chip resistor is used in place of the fuse, it is possible to reduce the substrate size of the arc erasing device, that is, to reduce the size and cost of the arc erasing device.

 上記の直流開閉器のアーク消去装置において、前記チップ抵抗器は、導電部分が金属薄膜である構成としてもよい。 In the above-described direct-current switch arc extinguishing device, the chip resistor may be configured such that the conductive portion is a metal thin film.

 上記の構成によれば、チップ抵抗器は、電気が流れる導電部分(すなわち抵抗部分)が金属薄膜であり、過電流が流れた場合に金属薄膜が溶断して断線する。したがって、半導体スイッチが断線故障した場合に、溶断する電流や溶断するまでの時間等の条件を設定し易く、ヒューズの代替品として好適である。 According to the above configuration, in the chip resistor, a conductive portion (that is, a resistance portion) through which electricity flows is a metal thin film, and when an overcurrent flows, the metal thin film is melted and disconnected. Therefore, when the semiconductor switch breaks, it is easy to set conditions such as the current to be blown and the time to blow, and it is suitable as a substitute for a fuse.

 上記の直流開閉器のアーク消去装置は、筐体(例えばソケット)を有し、前記筐体に、前記負荷装置の前記第1スイッチと接続する接続部、並びに前記負荷装置の直流電源および負荷と接続する接続部が設けられている構成としてもよい。 The above-mentioned arc extinguishing device for a DC switch has a housing (for example, a socket), a connection portion connected to the first switch of the load device, and a DC power source and a load of the load device. It is good also as a structure provided with the connection part to connect.

 上記の構成によれば、アーク消去装置は、回路の構成要素を筐体内に収容し、ユニット化した構成とすることができるので、各種負荷装置への適用が容易となる。 According to the above configuration, the arc extinguishing device can be configured in such a way that the circuit components are housed in the casing and can be configured as a unit, which makes it easy to apply to various load devices.

 上記の直流開閉器のアーク消去装置において、前記負荷は車載用モータであり、前記第1スイッチは前記車載用モータをオンオフさせるリレーである構成としてもよい。 In the above-described DC switch arc extinguishing device, the load may be a vehicle-mounted motor, and the first switch may be a relay that turns on and off the vehicle-mounted motor.

 上記の構成によれば、アーク消去装置は、頻繁に動作するリレーに対してアークによる接点の摩耗を防止して長寿命化し、車載用に適した構成とすることができる。 According to the above configuration, the arc extinguishing device can prevent the wear of the contact point due to the arc for the frequently operating relay and prolong the service life, and can be configured to be suitable for in-vehicle use.

 本発明は上述した各実施形態に限定されるものではなく、請求項に示した範囲で種々の変更が可能であり、異なる実施形態にそれぞれ開示された技術的手段を適宜組み合わせて得られる実施形態についても本発明の技術的範囲に含まれる。 The present invention is not limited to the above-described embodiments, and various modifications are possible within the scope shown in the claims, and embodiments obtained by appropriately combining technical means disclosed in different embodiments. Is also included in the technical scope of the present invention.

  1  負荷装置
2~3  アーク消去装置
 11  負荷
 21  第1タイマ回路
 22  電源回路
 23  保護回路
 24  第2タイマ回路
 25a 第1通電路
 25b 第2通電路
 27  第3通電路
 28  迂回回路
 31  ソケット
 E1  直流電源
 T1  正側接続端子
 T2  負側接続端子
SW1  第1スイッチ
TR4  半導体スイッチ
R11  保護抵抗
DESCRIPTION OF SYMBOLS 1 Load apparatus 2-3 Arc eliminator 11 Load 21 1st timer circuit 22 Power supply circuit 23 Protection circuit 24 2nd timer circuit 25a 1st electricity path 25b 2nd electricity path 27 3rd electricity path 28 Detour circuit 31 Socket E1 DC power supply T1 Positive side connection terminal T2 Negative side connection terminal SW1 1st switch TR4 Semiconductor switch R11 Protection resistance

Claims (4)

 負荷装置の直流電源と直列に接続された機械式の第1スイッチに並列に接続される半導体スイッチと、
 前記第1スイッチの両接点に接続され、前記第1スイッチを開いたときに前記両接点の間に発生する電圧により、前記半導体スイッチをオンにする電圧を出力する電源回路と、
 前記半導体スイッチと直列に接続され、前記半導体スイッチが短絡故障した際に流れる電流により断線する、チップ抵抗器とを備えていることを特徴とする直流開閉器のアーク消去装置。
A semiconductor switch connected in parallel to a mechanical first switch connected in series with the DC power supply of the load device;
A power supply circuit connected to both contacts of the first switch and outputting a voltage for turning on the semiconductor switch by a voltage generated between the two contacts when the first switch is opened;
An arc erasing device for a DC switch, comprising: a chip resistor connected in series with the semiconductor switch, and disconnected by a current flowing when the semiconductor switch is short-circuited.
 前記チップ抵抗器は、導電部分が金属薄膜であることを特徴とする請求項1に記載の直流開閉器のアーク消去装置。 2. The arc erasing device for a DC switch according to claim 1, wherein the chip resistor is a metal thin film at a conductive portion.  筐体を有し、前記筐体に、前記負荷装置の前記第1スイッチを接続する接続部、並びに前記負荷装置の直流電源および負荷を接続する接続部が設けられていることを特徴とする請求項1または2に記載の直流開閉器のアーク消去装置。 It has a housing | casing, The connection part which connects the said 1st switch of the said load apparatus, and the connection part which connects the DC power supply and load of the said load apparatus are provided in the said housing | casing. Item 3. An arc extinguishing device for a DC switch according to Item 1 or 2.  前記負荷は車載用モータであり、前記第1スイッチは前記車載用モータをオンオフさせるリレーであることを特徴とする請求項3に記載の直流開閉器のアーク消去装置。 4. An arc erasing device for a DC switch according to claim 3, wherein the load is a vehicle-mounted motor, and the first switch is a relay for turning on and off the vehicle-mounted motor.
PCT/JP2017/038072 2017-01-13 2017-10-20 Arc-quenching device for direct current switch Ceased WO2018131250A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2017004386A JP2018113222A (en) 2017-01-13 2017-01-13 Arc extinguishing device for dc switch
JP2017-004386 2017-01-13

Publications (1)

Publication Number Publication Date
WO2018131250A1 true WO2018131250A1 (en) 2018-07-19

Family

ID=62839816

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2017/038072 Ceased WO2018131250A1 (en) 2017-01-13 2017-10-20 Arc-quenching device for direct current switch

Country Status (2)

Country Link
JP (1) JP2018113222A (en)
WO (1) WO2018131250A1 (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61259416A (en) * 1985-05-10 1986-11-17 大光電気株式会社 Switching circuit
JPH08106839A (en) * 1994-10-05 1996-04-23 Alps Electric Co Ltd Intra-contact arc eliminating device of mechanical switch

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61259416A (en) * 1985-05-10 1986-11-17 大光電気株式会社 Switching circuit
JPH08106839A (en) * 1994-10-05 1996-04-23 Alps Electric Co Ltd Intra-contact arc eliminating device of mechanical switch

Also Published As

Publication number Publication date
JP2018113222A (en) 2018-07-19

Similar Documents

Publication Publication Date Title
JP6677250B2 (en) DC circuit, DC power supply, moving object and power supply system
JPWO2010150488A1 (en) Power supply protection circuit and motor drive device including the same
CN102292914B (en) semiconductor driver
JPH03150022A (en) Feeding device
JPH10150354A (en) Switch device having power FET and short-circuit recognition unit
JP6708136B2 (en) DC switch arc erasing device
CN112262513B (en) Power supply control device
JP6708137B2 (en) DC switch arc erasing device
JP7226307B2 (en) Arc suppressor, moving body and power supply system
WO2017038757A1 (en) Protector
JP5799793B2 (en) Power relay circuit for vehicles
JPWO2017221561A1 (en) DC circuit, mobile unit and power supply system
WO2018131250A1 (en) Arc-quenching device for direct current switch
JP6724539B2 (en) Load drive
JP7568018B2 (en) Drive unit
WO2018146942A1 (en) Arc-suppressing device
JP5262690B2 (en) Door mirror control device
JPH07284226A (en) DC input device protection circuit
JPS61132030A (en) Electronically designed fuse
JP2020025375A (en) Circuit protection device
JPH0370420A (en) Protective circuit

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17892015

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 17892015

Country of ref document: EP

Kind code of ref document: A1