[go: up one dir, main page]

WO2018173511A1 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
WO2018173511A1
WO2018173511A1 PCT/JP2018/003734 JP2018003734W WO2018173511A1 WO 2018173511 A1 WO2018173511 A1 WO 2018173511A1 JP 2018003734 W JP2018003734 W JP 2018003734W WO 2018173511 A1 WO2018173511 A1 WO 2018173511A1
Authority
WO
WIPO (PCT)
Prior art keywords
contact portion
sealing resin
resin body
conductive member
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
PCT/JP2018/003734
Other languages
French (fr)
Japanese (ja)
Inventor
英二 林
領二 上瀧
知巳 奥村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2017117217A external-priority patent/JP6696480B2/en
Application filed by Denso Corp filed Critical Denso Corp
Priority to CN201880015263.6A priority Critical patent/CN110383464B/en
Publication of WO2018173511A1 publication Critical patent/WO2018173511A1/en
Priority to US16/527,543 priority patent/US10943859B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Images

Classifications

    • H10W72/07351
    • H10W72/30
    • H10W72/381
    • H10W72/387
    • H10W74/00

Definitions

  • the present disclosure relates to a semiconductor device.
  • Patent Document 1 discloses a semiconductor device in which an electrode of a semiconductor chip and a conductive member are connected via solder and are integrally sealed with a sealing resin body.
  • the conductive member has, on the surface facing the electrode, a mounting portion of the semiconductor chip via solder and a surrounding portion surrounding the mounting portion. And the contact part which the sealing resin body closely_contact
  • the close contact portion is adjacent to the mounting portion, that is, the solder.
  • the present inventor has found the following.
  • the thermal stress in the shear direction increases at the interface between the solder-side end of the contact portion and the sealing resin body, so the contact portion is provided to suppress the peeling of the sealing resin body.
  • the sealing resin body may be peeled off from the contact portion.
  • An object of the present disclosure is to provide a semiconductor device that can suppress the peeling of the sealing resin body from the conductive member.
  • a semiconductor device includes a semiconductor chip having an electrode, a metal base, and a mounting portion of the semiconductor chip and a surrounding portion surrounding the mounting portion on a surface facing the electrode.
  • a conductive member is provided as a peripheral part so as to surround the mounting part. The conductive member is provided between the close contact portion where the sealing resin body is in close contact with the mounting portion and the close contact portion, solder is not connected, and the close contact with the sealing resin body is lower than the close contact portion. Part.
  • the non-contact portion where the solder is not connected and the sealing resin body is not in close contact is provided between the mounting portion and the close contact portion.
  • a mounting part ie, solder
  • the thermal stress in the shearing direction acting on the interface between the solder-side end portion and the sealing resin body in the close contact portion can be reduced, and the sealing resin body can be prevented from peeling from the close contact portion.
  • FIG. 1 is a plan view showing a schematic configuration of the semiconductor device according to the first embodiment.
  • FIG. 2 is a sectional view taken along line II-II in FIG.
  • FIG. 3 is a plan view of the first heat sink as viewed from the facing surface side.
  • 4 is an enlarged cross-sectional view of a region IV indicated by a dashed line in FIG.
  • FIG. 5 is a diagram illustrating the relationship between the width of the non-contact portion and the shear stress acting on the end portion of the close-contact portion, FIG.
  • FIG. 6 is a diagram showing the relationship between the width of the non-contact portion and solder strain in each element thickness
  • FIG. 7 is a diagram showing the relationship between the width of the contact portion and the solder strain
  • FIG. 8 is a cross-sectional view showing a first modification
  • FIG. 9 is a sectional view showing a schematic configuration of the semiconductor device according to the second embodiment
  • FIG. 10 is a cross-sectional view showing a schematic configuration of the semiconductor device according to the third embodiment, corresponding to FIG.
  • FIG. 11 is a diagram illustrating a planar arrangement of the non-contact portion and the second contact portion
  • FIG. 12 is an enlarged cross-sectional view of a region XII indicated by a dashed line in FIG. FIG.
  • FIG. 13 is a cross-sectional view showing a state in which a void is generated on the non-contact portion, corresponding to FIG.
  • FIG. 14 is a diagram showing the relationship between the presence or absence of voids and solder strain
  • FIG. 15 is a diagram showing a SAT image from the first heat sink side
  • FIG. 16 is a diagram showing a SAT image from the second heat sink side
  • FIG. 17 is a diagram illustrating a planar arrangement of the non-contact portion and the second contact portion in the semiconductor device according to the fourth embodiment, and corresponds to FIG.
  • FIG. 18 is a plan view showing a second modification, corresponding to FIG.
  • FIG. 19 is a plan view showing a third modification, corresponding to FIG.
  • FIG. 20 is a plan view showing a fourth modification, and corresponds to FIG.
  • the thickness direction of the semiconductor substrate is indicated as the Z direction
  • one direction orthogonal to the Z direction is indicated as the X direction
  • a direction perpendicular to both the Z direction and the X direction is referred to as a Y direction.
  • the shape along the XY plane defined by the X direction and the Y direction is a planar shape.
  • the semiconductor device 10 includes a semiconductor chip 12, a sealing resin body 14, a first heat sink 18, a main terminal 20, a signal terminal 22, a terminal 26, a second heat sink 30, and a main terminal 32. It has.
  • a semiconductor device 10 is applied to, for example, a three-phase inverter constituting an in-vehicle power conversion device.
  • the semiconductor device 10 constitutes one of six arms constituting a three-phase inverter.
  • the semiconductor chip 12 is formed by forming an element such as an insulated gate bipolar transistor (IGBT) on a semiconductor substrate 120 such as silicon or silicon carbide.
  • IGBT insulated gate bipolar transistor
  • FWD free-wheeling diode
  • RC Reverse Conducting
  • the IGBT and FWD have a so-called vertical structure so that current flows in the Z direction, which is the thickness direction of the semiconductor substrate 120.
  • Main electrodes are formed on both sides of the semiconductor substrate 120 in the Z direction.
  • a collector electrode 121 is formed on one surface, and an emitter electrode 122 is formed on the back surface opposite to the one surface.
  • the collector electrode 121 corresponds to an electrode.
  • One surface is also referred to as the front surface or the first surface, and the back surface is also referred to as the second surface.
  • the collector electrode 121 also serves as an FWD cathode electrode
  • the emitter electrode 122 also serves as an anode electrode.
  • the collector electrode 121 is formed on the entire back surface of the semiconductor substrate 120.
  • a protective film 123 such as polyimide is formed on one surface of the semiconductor substrate 120, and the emitter electrode 122 is exposed from the protective film 123. That is, the emitter electrode 122 is formed on a part of one surface side of the semiconductor substrate 120.
  • a signal pad (not shown) is also exposed from the protective film 123.
  • the signal pads also include gate electrode pads.
  • the sealing resin body 14 integrally seals the semiconductor chip 12 and the components of the semiconductor device 10 other than the semiconductor chip 12.
  • the sealing resin body 14 is a resin molded body.
  • the sealing resin body 14 is formed using, for example, an epoxy resin.
  • the sealing resin body 14 is formed by a transfer molding method.
  • the sealing resin body 14 has a substantially rectangular planar shape.
  • the sealing resin body 14 has, as a surface in the Z direction, one surface 140 that is one surface and a back surface 141 opposite to the one surface 140.
  • the one surface 140 and the back surface 141 are substantially flat surfaces.
  • the sealing resin body 14 has the side surface 142 as a part of surface.
  • the side surface 142 is continuous with the one surface 140 and the back surface 141.
  • the first heat sink 18 is connected to the collector electrode 121 of the semiconductor chip 12 via the solder 16.
  • the first heat sink 18 corresponds to a conductive member.
  • the first heat sink 18 radiates heat generated by the semiconductor chip 12 to the outside of the semiconductor device 10.
  • the first heat sink 18 electrically relays the semiconductor chip 12 and a main terminal 20 described later.
  • the first heat sink 18 has a facing surface 180 facing the collector electrode 121 and a back surface 181 opposite to the facing surface 180 as the surface in the Z direction. As shown in FIGS. 2 and 3, the first heat sink 18 has a mounting portion 182 and a peripheral portion 183 on the facing surface 180.
  • the mounting portion 182 is a portion of the facing surface 180 where the solder 16 is connected, that is, a portion where the semiconductor chip 12 is mounted.
  • the mounting portion 182 includes at least a portion that overlaps with the collector electrode 121 (semiconductor chip 12) in plan view from the Z direction.
  • the peripheral portion 183 is a portion excluding the mounting portion 182 on the facing surface 180.
  • the peripheral portion 183 surrounds the mounting portion 182.
  • the peripheral portion 183 includes a close contact portion 184 to which the sealing resin body 14 is in close contact and a non-contact portion 185 to which the sealing resin body 14 is not in close contact.
  • the contact portion 184 surrounds the mounting portion 182 at a position away from the mounting portion 182 so as not to be adjacent to the mounting portion 182.
  • a portion between the mounting portion 182 and the contact portion 184 is a non-contact portion 185.
  • the non-contact portion 185 surrounds the mounting portion 182 adjacent to the mounting portion 182.
  • the close contact part 184 is formed by the roughening process mentioned later. That is, the contact portion 184 is configured by the roughened portion.
  • the entire portion from the non-contact portion 185 to the outer peripheral edge of the facing surface 180 is a contact portion 184.
  • the width of the non-contact portion 185 is substantially constant over the entire circumference.
  • the non-contact part 185 has lower adhesion to the sealing resin body 14 than the contact part 184. As a result, the sealing resin body 14 does not adhere to the non-contact portion 185 but closely contacts only the contact portion 184. Thus, the sealing resin body 14 is intentionally peeled off at the non-contact portion 185. Details of the first heat sink 18 including the peripheral portion 183 will be described later.
  • the back surface 181 of the first heat sink 18 is exposed from the sealing resin body 14.
  • the back surface 181 is substantially flush with the one surface 140.
  • the back surface 181 is a heat radiating surface that radiates heat to the outside of the semiconductor device 10.
  • the surface excluding the back surface 181, that is, the facing surface 180 is also covered with the sealing resin body 14.
  • the main terminal 20 is connected to the first heat sink 18.
  • the main terminal 20 is electrically connected to the collector electrode 121 via the first heat sink 18.
  • the main terminal 20 extends from the first heat sink 18 in the Y direction, and protrudes from one of the side surfaces 142 of the sealing resin body 14 to the outside.
  • the main terminal 20 may be formed integrally with the first heat sink 18 as a part of the lead frame, or the main terminal 20 of another member may be connected to the first heat sink 18. In the present embodiment, the main terminal 20 is formed integrally with the first heat sink 18.
  • the main terminal 20 is thinner than the first heat sink 18.
  • the main terminal 20 is substantially flush with the facing surface 180 of the first heat sink 18.
  • the signal terminal 22 is electrically connected to the pad of the semiconductor chip 12 via a bonding wire (not shown). As shown in FIG. 1, the signal terminal 22 extends in the Y direction. The signal terminal 22 protrudes to the outside from a surface opposite to the side surface 142 from which the main terminal 20 protrudes.
  • a terminal 26 is connected to the emitter electrode 122 of the semiconductor chip 12 via a solder 24.
  • the terminal 26 is interposed between the semiconductor chip 12 and the second heat sink 30.
  • the terminal 26 has a spacer function for ensuring the height of the bonding wire described above. For this reason, it is not always necessary.
  • a convex portion may be provided on the second heat sink 30 and the convex portion may have a spacer function.
  • the terminal 26 includes a metal substrate such as Cu.
  • the terminal 26 electrically relays the emitter electrode 122 of the semiconductor chip 12 and the second heat sink 30.
  • the heat generated by the semiconductor chip 12 is transferred to the second heat sink 30 via the terminal 26.
  • a second heat sink 30 is connected to the surface of the terminal 26 opposite to the semiconductor chip 12 via a solder 28.
  • the second heat sink 30 radiates heat generated by the semiconductor chip 12 to the outside of the semiconductor device 10.
  • the second heat sink 30 electrically relays the semiconductor chip 12 and a main terminal 32 described later.
  • the second heat sink 30 includes a genus base material such as Cu.
  • the second heat sink 30 has a facing surface 300 facing the terminal 26 and a back surface 301 opposite to the facing surface 300 as the surface in the Z direction.
  • the second heat sink 30 has a groove portion 302 for accommodating the overflowing solder 28 on the facing surface 300. By accommodating the solder 28 overflowing in the groove portion 302, it is possible to suppress the solder 28 from spreading to the semiconductor chip 12 side through the side surface of the terminal 26.
  • the back surface 301 of the second heat sink 30 is exposed from the sealing resin body 14.
  • the back surface 301 is exposed to be substantially flush with the back surface 141.
  • the back surface 301 is a heat radiating surface that radiates heat to the outside of the semiconductor device 10.
  • the surface excluding the back surface 301, that is, the facing surface 300 is also covered with the sealing resin body 14.
  • the main terminal 32 is connected to the second heat sink 30.
  • the main terminal 32 is electrically connected to the emitter electrode 122 via the second heat sink 30.
  • the main terminal 32 extends from the second heat sink 30 in the Y direction and on the same side as the main terminal 20.
  • the main terminal 32 protrudes from the same side surface 142 as the main terminal 20.
  • the main terminal 32 may be formed integrally with the second heat sink 30 as a part of the lead frame, or a separate main terminal 32 may be connected to the second heat sink 30.
  • the main terminal 32 is formed integrally with the second heat sink 30.
  • the main terminal 32 is thinner than the second heat sink 30.
  • the main terminal 32 is substantially flush with the facing surface 300 of the second heat sink 30.
  • the sealing resin body 14 causes the semiconductor chip 12, a part of the first heat sink 18, a part of each of the main terminals 20 and 32, a part of the signal terminal 22, and a terminal 26. And a part of the second heat sink 30 are integrally sealed.
  • the semiconductor chip 12 constituting one arm is sealed with the sealing resin body 14. For this reason, the semiconductor device 10 is also referred to as a 1 in 1 package.
  • the first heat sink 18 and the second heat sink 30 are cut together with the sealing resin body 14. Therefore, the one surface 140 and the back surface 181 are cutting surfaces and are substantially flush with each other. Similarly, the back surface 141 and the back surface 301 are cutting surfaces and are substantially flush with each other. As described above, the semiconductor device 10 has a double-sided heat dissipation structure in which the back surfaces 181 and 301 are both exposed from the sealing resin body 14.
  • the one surface 140 and the back surface 181 are not limited to cutting surfaces.
  • the back surface 141 and the back surface 301 are not limited to the cutting surface.
  • the back surface 181 and 301 may be exposed from the sealing resin body 14 without being cut by bringing the back surface 181 and 301 into contact with the wall surface of the molding die of the sealing resin body 14.
  • the first heat sink 18 includes a base 186 formed using a metal material such as Cu, and a coating 187 provided on at least the facing surface 180 side of the surface of the base 186.
  • the base material 186 corresponds to a metal base material.
  • the base material 186 has a substantially rectangular parallelepiped shape.
  • the film 187 is a metal thin film 188 formed on the surface of the base material 186 and an oxide of the same metal as the main component metal constituting the metal thin film 188, and the uneven oxide film 189 whose surface continuously forms unevenness. have.
  • the metal thin film 188 is mainly composed of Ni.
  • the metal thin film 188 is formed by, for example, plating or vapor deposition.
  • the metal thin film 188 is formed on the surface of the substrate 186 by, for example, electroless Ni plating.
  • the metal thin film 188 contains P (phosphorus) in addition to Ni as the main component.
  • the metal thin film 188 is formed on the surface of the base material 186 except for the back surface 181 side.
  • a plurality of recesses 188a are formed in a portion of the surface of the metal thin film 188 corresponding to the contact portion 184. That is, the mounting portion 182 and the non-contact portion 185 are not formed with the recess 188a.
  • the thickness of the metal thin film 188 is, for example, about 10 ⁇ m. In other words, the film thickness before laser light irradiation described later is about 10 ⁇ m.
  • the recess 188a is formed by irradiation with pulsed laser light. One recess 188a is formed for each pulse. Adjacent recesses 188a are continuous in the laser beam scanning direction. The plurality of recesses 188a are continuous in the X direction and also continuous in the Y direction. In the contact portion 184, the surface of the metal thin film 188 has a scale shape due to the plurality of recesses 188a. A portion corresponding to the contact portion 184 is a laser light irradiation area, and a portion corresponding to the mounting portion 182 and the non-contact portion 185 is a non-irradiation area.
  • each recess 188a is set to 5 ⁇ m to 300 ⁇ m.
  • the depth of the recess 188a is 0.5 ⁇ m to 5 ⁇ m. If the depth of the recess 188a is less than 0.5 ⁇ m, the surface of the metal thin film 188 is not sufficiently melted and deposited by laser light irradiation, and the uneven oxide film 189 described later is difficult to form. If the depth of the recess 188a is deeper than 5 ⁇ m, the surface of the metal thin film 188 is likely to be melted and scattered, and surface formation by melting and scattering becomes more dominant than vapor deposition, and the uneven oxide film 189 becomes difficult to form.
  • the uneven oxide film 189 is formed on the metal thin film 188 on the facing surface 180 side.
  • the uneven oxide film 189 is not formed in the mounting portion 182 but is formed in the peripheral portion 183, that is, the close contact portion 184 and the non-contact portion 185.
  • the uneven oxide film 189 is formed by oxidizing the metal constituting the metal thin film 188 by irradiating the metal thin film 188 with laser light.
  • the uneven oxide film 189 is an oxide film formed on the surface of the metal thin film 188 by oxidizing the surface layer of the metal thin film 188. Since the uneven oxide film 189 is formed by laser light irradiation, it can be said to be a laser irradiation film.
  • the main component of the uneven oxide film 189 is an oxide of Ni which is the main component of the metal thin film 188.
  • the average film thickness of the uneven oxide film 189 is 10 nm to several hundreds nm in the close contact portion 184, that is, the laser light irradiation area.
  • the uneven oxide film 189 is formed following the unevenness of the surface of the metal thin film 188 having the recess 188a. Further, unevenness is formed on the surface of the uneven oxide film 189 at a pitch finer than the width of the recess 188a. That is, very fine unevenness (roughened part) is formed. In other words, the plurality of convex portions 189a (columnar bodies) are formed at a fine pitch.
  • the average width of the protrusions 189a is 1 nm to 300 nm, and the average interval between the protrusions 189a is 1 nm to 300 nm. Further, the average height of the convex portion 189a is set to 10 nm to several hundred nm.
  • the contact portion 184 is constituted by the uneven oxide film 189 having very fine unevenness formed on the surface.
  • the sealing resin body 14 is entangled with the convex portion 189a on the surface of the uneven oxide film 189, and an anchor effect is generated.
  • the height of the convex part 189a is higher than the non-contact part 185, a contact area with the sealing resin body 14 increases. Therefore, the sealing resin body 14 is in close contact with the close contact portion 184 of the facing surface 180.
  • the concavo-convex oxide film 189 is formed by irradiating the metal thin film 188 with laser light and melting and vapor-depositing the surface of the metal thin film 188. Also formed.
  • the uneven oxide film 189 is formed on the entire area of the non-contact portion 185 in the non-irradiated area of the laser beam, and the uneven oxide film 189 is not formed on the mounting portion 182.
  • the width W1 (see FIG. 3) of the non-contact portion 185 having the uneven oxide film 189 over the entire area is set to 0.2 mm to 0.3 mm.
  • the average film thickness of the uneven oxide film 189 in the non-contact portion 185 is smaller than the average film thickness of the uneven oxide film 189 in the contact portion 184 and is naturally It is thicker than the oxide film. Specifically, it is set to 0.1 nm to 10 nm. Further, the height of the convex portion 189 a on the surface of the uneven oxide film 189 is also made lower than the close contact portion 184. Specifically, it is set to 0.1 nm to 10 nm. Note that the average width and average interval of the convex portions 189a are approximately the same as those of the contact portions 184.
  • the adhesion of the non-adhered portion 185 to the sealing resin body 14 is made lower than that of the adhered portion 184.
  • the sealing resin body 14 does not adhere to the non-contact portion 185.
  • the sealing resin body 14 is intentionally peeled off at the non-contact portion 185.
  • the uneven oxide film 189 the wettability of the non-contact portion 185 with respect to the solder 16 is made lower than that of the mounting portion 182. That is, the solder 16 is difficult to wet and spread from the mounting portion 182 to the non-contact portion 185 side. As a result, the solder 16 is not connected to the non-contact portion 185.
  • an uneven oxide film 189 is formed on the first heat sink 18 in advance before reflowing the solders 16, 24, 28.
  • a pulse oscillation laser beam is irradiated to the formation region of the contact portion 184 in the surface of the metal thin film 188 on the facing surface 180 side of the first heat sink 18.
  • Laser light is scanned in the X direction so that adjacent laser light spots (irradiation range by one pulse) partially overlap in the X direction.
  • the laser beam is scanned in the Y direction so that adjacent laser beam spots partially overlap in the Y direction. Thereby, the entire region where the contact portion 184 is formed is irradiated with laser light.
  • the laser light irradiation melts and vaporizes the surface of the metal thin film 188, and a plurality of recesses 188a are formed.
  • the molten and vaporized metal thin film 188 is deposited on the portion irradiated with the laser light (that is, the formation region of the contact portion 184) and the peripheral portion thereof (that is, the formation region of the non-contact portion 185).
  • a concavo-convex oxide film 189 having a large film thickness in the close contact portion 184 and a thin film thickness in the non-contact portion 185 is formed.
  • an uneven oxide film 189 in which the height of the convex portion 189a is high in the close contact portion 184 and the height of the convex portion 189a is low in the non-contact portion 185 is formed.
  • the uneven oxide film 189 is not formed on the surface of the metal thin film 188, and a natural oxide film (not shown) is formed. Since this natural oxide film is thinner than the uneven oxide film 189 of the non-contact portion 185, it is reduced and removed during reflow of the solder 16, for example, reduced pressure reflow in a hydrogen atmosphere.
  • the inventors of the present application found the following.
  • the close contact portion is adjacent to the mounting portion on the facing surface of the first heat sink, that is, when the close contact portion is adjacent to the solder
  • the thermal stress in the shearing direction causes the interface between the solder end and the sealing resin body in the close contact portion.
  • the sealing resin body may be peeled from the contact portion even though the contact portion is provided to suppress the peeling of the sealing resin body.
  • a non-contact portion 185 where the solder 16 is not connected and the sealing resin body 14 is not in close contact is provided on the facing surface 180 of the first heat sink 18.
  • the mounting part 182 that is, the solder 16 is not adjacent to the contact part 184. Therefore, the thermal stress in the shearing direction acting on the interface between the end portion on the solder 16 side of the close contact portion 184 and the sealing resin body 14 can be reduced. That is, it is possible to suppress the sealing resin body 14 from being peeled from the close contact portion 184.
  • FIG. 5 shows the width W1 of the non-contact portion 185 and the thermal stress in the shear direction (hereinafter referred to as shear stress) acting on the interface between the end portion on the solder 16 side of the close contact portion 184 and the sealing resin body 14.
  • shear stress the thermal stress in the shear direction acting on the interface between the end portion on the solder 16 side of the close contact portion 184 and the sealing resin body 14.
  • the thickness of the semiconductor substrate 120 that is, the element was 105 ⁇ m
  • the element size was 13.4 mm ⁇ 15 mm
  • the thickness of the solder 16 was 40 ⁇ m
  • the thickness of the solder 24 was 150 ⁇ m.
  • the temperature of the sealing resin body 14 was changed from 180 ° C. to ⁇ 40 ° C., and the shear stress at ⁇ 40 ° C. was obtained.
  • the shear stress when the width W1 of the non-contact portion 185 is 0 mm, that is, when the close contact portion 184 is adjacent to the mounting portion 182 is 40.5 MPa
  • the shear stress when the width W1 is 0.1 mm. was 22.3 MPa.
  • the shear stress when the width W1 was 0.2 mm was 18.5 MPa
  • the shear stress when the width W1 was 0.5 mm was 10.0 MPa
  • the shear stress when the width W1 was 1.0 mm was 5.1 MPa.
  • the shear stress when the width W1 was 1.5 mm was 2.6 MPa
  • the shear stress when the width W1 was 1.95 mm was 0.8 MPa.
  • the width W1 of the non-contact portion 185 is set to 0.2 mm to 0.3 mm.
  • the shear stress can be suppressed to 20 MPa or less.
  • the shear stress is set to 20 MPa or less, it has been confirmed that the sealing resin body 14 can be effectively prevented from being peeled off from the close contact portion 184 in the above-described thermal cycle test. Therefore, in this embodiment, since the width W1 is set to 0.2 mm or more, it is possible to effectively suppress the sealing resin body 14 from being peeled off from the contact portion 184.
  • FIG. 6 shows the result of simulation regarding the relationship between the width W1 of the non-contact portion 185 and the distortion (plastic strain) of the solder 16 due to thermal stress.
  • the element size was 13.4 mm ⁇ 15 mm
  • the thickness of the solder 16 was 40 ⁇ m
  • the thickness of the solder 24 was 40 ⁇ m.
  • the element thickness was set at three levels of 0.08 mm (80 ⁇ m), 0.12 mm, and 0.18 mm.
  • the circle mark corresponds to 0.08 mm
  • the square mark corresponds to 0.12 mm
  • the triangle mark corresponds to 0.18 mm.
  • the temperature of the sealing resin body 14 was changed from 180 ° C. to ⁇ 40 ° C.
  • the solder strain (%) was obtained from the displacement of the solder 16 at ⁇ 40 ° C. with respect to 180 ° C.
  • FIG. 6 clearly shows that the solder strain can be reduced at any element thickness when the width W1 is 0.5 mm or less.
  • the width W1 is set to 0.2 mm to 0.3 mm, solder strain, that is, thermal stress acting on the solder 16 can be reduced regardless of the element thickness. That is, the connection reliability of the solder 16 can be improved regardless of the element thickness. According to the present embodiment, it is possible to improve the connection reliability of the solder 16 while effectively suppressing the sealing resin body 14 from being peeled from the close contact portion 184.
  • the uneven oxide film 189 having fine unevenness is formed on the facing surface 180 side of the first heat sink 18 by irradiation with laser light. Then, the portion irradiated with the laser light and having a high height of the convex portion 189 a, that is, a portion where the thickness of the uneven oxide film 189 is thick is defined as the adhesion portion 184.
  • the adhesion portion 184 since the roughening part by laser irradiation is made into the contact part 184, it is easy to form the contact part 184 locally.
  • a portion around the contact portion 184 and a portion where the height of the convex portion 189a is low, that is, a portion where the thickness of the uneven oxide film 189 is thin is defined as a non-contact portion 185.
  • the uneven oxide film 189 is formed over the entire region where the non-contact portion 185 is formed. Fine unevenness is formed on the surface of the uneven oxide film 189, and the wettability of the non-contact portion 185 to the solder 16 is lower than that of the mounting portion 182. Therefore, the area where the solder 16 spreads out can be limited to the inside of the uneven oxide film 189, that is, the inside of the non-contact portion 185. For this reason, it is easy to define the mounting portion 182. In other words, it is easy to obtain the non-contact portion 185 having the desired width W1.
  • FIG. 7 shows a simulation of the relationship between the minimum width W2 of the contact portion 184 (hereinafter simply referred to as the width W2 of the contact portion 184) and the distortion of the solder 16 (plastic strain) due to thermal stress. Results are shown.
  • the thickness of the element was 105 ⁇ m
  • the size of the element was 13.4 mm ⁇ 15 mm
  • the thickness of the solder 16 was 40 ⁇ m
  • the thickness of the solder 24 was 150 ⁇ m
  • the width W1 of the non-contact portion 185 was 0.65 mm.
  • the temperature change of the sealing resin body 14 from 180 ° C. to ⁇ 40 ° C. was performed for 3 cycles, and the solder strain (%) was obtained.
  • FIG. 7 clearly shows that the solder strain exhibits a substantially constant value even when the width W2 is changed to 0.5 mm, 1.0 mm, 1.5 mm, and 2.0 mm.
  • the uneven oxide film 189 having the protrusion 189a having a low height is formed in the entire area of the non-contact portion 185 .
  • the uneven oxide film 189 having the protrusions 189 a having a low height may be formed only on a part of the non-contact portion 185.
  • the width W1 of the non-contact portion 185 is, for example, 1 mm.
  • a concavo-convex oxide film 189 having a convex portion 189a having a low height is formed on a portion on the close contact portion 184 side, and natural oxidation is performed on the remaining portion, that is, a portion on the mounting portion 182 side.
  • a film 190 is formed.
  • a resin layer 191 that increases the adhesion with the sealing resin body 14 is formed in the formation region of the adhesion portion 184, whereby the sealing resin body 14 is attached to the adhesion portion 184. It is in close contact with.
  • the resin layer 191 is formed on the metal thin film 188.
  • the resin layer 191 is formed only on the close contact portion 184 in the peripheral portion 183 and is not formed on the non-contact portion 185.
  • As a constituent material of the resin layer 191, polyamide, polyimide, polyamideimide, or the like can be used.
  • the resin layer 191 is formed by dispensing or the like.
  • a natural oxide film is formed on the metal thin film 188, but the illustration is omitted.
  • the non-contact portion 185 is intentionally provided between the mounting portion 182 and the close contact portion 184 by the selective arrangement of the resin layer 191. Thereby, the mounting portion 182 is not adjacent to the contact portion 184. Therefore, the thermal stress in the shearing direction acting on the interface between the end portion on the solder 16 side of the close contact portion 184 and the sealing resin body 14 can be reduced.
  • the second heat sink 30 of the present embodiment has a close contact portion 304 in the peripheral portion 303 on the facing surface 300.
  • the close contact portion 304 is a portion of the facing surface 300 where the sealing resin body 14 is in close contact, like the close contact portion 184 provided in the first heat sink 18.
  • FIG. 11 omits a part of the semiconductor device 10, the sealing resin body 14, the signal terminal 22, and the like.
  • the close contact portion 304 is hatched.
  • a portion outside the above-described groove portion 302 is a peripheral portion 303.
  • a portion inside the outer peripheral end of the groove portion 302 is a mounting portion to which the solder 28 is connected.
  • the entire area of the peripheral portion 303 is the close contact portion 304.
  • the contact portion 304 overlaps the entire area of the non-contact portion 185 in a plan view in the Z direction. That is, the entire region of the groove portion 302 overlaps with the mounting portion 182 inside the peripheral portion 183.
  • the close contact portion 304 is formed by the same roughening treatment as the close contact portion 184. That is, the contact portion 304 is configured by the roughening portion.
  • the configuration of the first heat sink 18 is the same as that of the first embodiment.
  • the second heat sink 30 is similar to the first heat sink 18, and the base material 305 formed using a metal material such as Cu and the surface of the base material 305 at least on the facing surface 300 side. It has a coating 306 provided.
  • the base material 305 has a substantially rectangular parallelepiped shape.
  • the film 306 is a metal thin film 307 formed on the surface of the substrate 305 and an oxide of the same metal as the main component metal constituting the metal thin film 307, and the uneven oxide film 308 whose surface continuously forms unevenness. have.
  • the portion of the metal thin film 307 where the uneven oxide film 308 is not formed has an electroless Ni plating film and an Au plating film formed on the electroless Ni plating film.
  • the portion where the uneven oxide film 308 is formed has an electroless Ni plating film.
  • the Au plating film does not exist in the region where the uneven oxide film 308 is formed on the facing surface 300. The reason is that the Au plated film is removed by laser light irradiation and the uneven oxide film 308 is removed from the lower electroless Ni plating film. It is for forming.
  • the metal thin film 307 is formed on the surface of the base material 305 except for the back surface 301 side.
  • the uneven oxide film 308 is formed in the same manner as the uneven oxide film 189.
  • the uneven oxide film 308 is formed by laser light irradiation. Specifically, a second heat sink 30 on which an electroless Ni plating film and an Au plating film on the electroless Ni plating film are formed is prepared. Then, pulsed laser light is irradiated under the same conditions as the uneven oxide film 189. As a result, while removing the upper Au plating film, the surface layer portion of the lower electroless Ni plating film is melted and vaporized to form the uneven oxide film 308 on the surface of the metal thin film 307.
  • the uneven oxide film 308 is formed by the pulsed laser beam in this way, a plurality of recesses 307 a are formed on the surface of the metal thin film 307 corresponding to the adhesion portion 304, similar to the recesses 188 a of the metal thin film 188. Is done. One recess 307a is formed for each pulse. In addition, a convex portion 308a is formed on the surface of the uneven oxide film 308 in the same manner as the convex portion 189a.
  • the entire area of the peripheral portion 303 of the facing surface 300 is a laser light irradiation area, and the inner side of the outer peripheral edge of the groove 302, that is, the entire mounting portion is a non-irradiation area of the laser light. Therefore, like the non-contact portion 185 adjacent to the close contact portion 184, the uneven oxide film 308 is also formed on the portion adjacent to the close contact portion 304 (for example, the wall surface of the groove portion 302).
  • the second heat sink 30 has an Au plating film as the metal thin film 307. Therefore, the solder 28 spreads in the groove 302 due to the effect of Au.
  • the second heat sink 30 corresponds to the second conductive member
  • the first heat sink 18 corresponds to the first conductive member.
  • the close contact portion 184 corresponds to a first close contact portion
  • the close contact portion 304 corresponds to a second close contact portion.
  • the collector electrode 121 corresponds to the first electrode
  • the emitter electrode 122 corresponds to the second electrode.
  • FIG. 14 shows the result of simulation regarding the relationship between the presence or absence of the void 40 and the strain (plastic strain) of the solder 16.
  • the element size was 13.4 mm ⁇ 15 mm
  • the thickness of the solder 16 was 40 ⁇ m
  • the thickness of the solder 24 was 150 ⁇ m.
  • the element thickness was 0.08 mm (80 ⁇ m).
  • the temperature of the sealing resin body 14 was changed from 180 ° C. to ⁇ 40 ° C., and the solder strain (%) was obtained from the displacement of the solder 16 at ⁇ 40 ° C. with respect to 180 ° C.
  • the sealing resin body 14 is not in close contact with the non-contact portion 185 and the sealing resin body 14 is peeled off from the non-contact portion 185. That is, the case where the void 40 does not arise is shown.
  • the void 1 and the void 2 show the case where the void 40 is generated.
  • the void 1 shows a case where the thickness of the void 40 is equal to the sum of the thickness of the solder 16 and 1 ⁇ 2 of the thickness of the semiconductor chip 12.
  • the void 2 shows a case where the thickness of the void 40 is equal to the sum of the thickness of the solder 16 and the thickness of the semiconductor chip 12.
  • An ultrasonic flaw detector (SAT: Scanning Acoustic Tomography) can be used for detection of the void 40.
  • SAT Scanning Acoustic Tomography
  • Reference numeral 41 shown in FIG. 15 indicates a peeling portion of the sealing resin body 14 with respect to the non-contact portion 185.
  • the void 40 is hidden behind the peeling part 41, and the void 40 and the peeling part 41 cannot be identified. That is, the void 40 cannot be detected.
  • the sealing resin body 14 peels from the peripheral portion 303 of the facing surface 300. For this reason, even if it is going to detect the void 40 from the 2nd heat sink 30 side, the peeling part by the side of the 2nd heat sink 30 exists in front of the void 40. FIG. Therefore, the void 40 is hidden behind the peeling portion, and the void 40 cannot be detected.
  • the close contact portion 304 is provided on the facing surface 300 of the second heat sink 30, and the close contact portion 304 overlaps the non-contact portion 185 in a plan view in the Z direction. Since the sealing resin body 14 is in close contact with the second heat sink 30 immediately above the non-contact portion 185, the state of the interface between the second heat sink 30 and the sealing resin body 14 does not hinder the detection of the void 40. .
  • the void 40 positioned in front of the peeling portion 41 can be detected with high accuracy.
  • the SAT image from the second heat sink 30 side is as shown in FIG. As a result, the connection reliability of the solder 16 can be improved, and as a result, a decrease in product life can be suppressed.
  • the close contact portion 304 overlaps the entire non-contact portion 185 in a plan view in the Z direction. Therefore, the void 40 can be detected regardless of where the void 40 occurs in the non-contact portion 185.
  • the close contact portion 304 is constituted by the uneven oxide film 308 having very fine unevenness formed on the surface. Accordingly, the sealing resin body 14 can be brought into close contact due to an anchor effect or an increase in contact area. In addition, since the contact portions 184 and 304 can be formed together by laser light irradiation, the manufacturing process can be simplified.
  • the close contact portion 304 may be provided only on a part of the peripheral portion 303 so that the close contact portion 304 overlaps the entire area of the non-adhesive portion 185.
  • corrugated oxide film 189 was shown as the contact
  • the close contact portion 304 of the second heat sink 30 is provided so as to overlap only a part of the non-contact portion 185 in a plan view in the Z direction.
  • the other configuration is the same as that of the third embodiment.
  • the contact portion 304 is provided so as to overlap only a part of the circumferential direction in the non-contact portion 185 having a planar rectangular ring shape. Specifically, in the non-contact portion 185, the close contact portion 304 is provided corresponding to a portion where the void 40 is likely to occur due to a gate position of a mold (not shown) for molding the sealing resin body 14. In FIG. 17, a side gate is used, and the contact portion 304 is provided so that the position from the gate includes the farthest position around the semiconductor chip 20 in a plan view in the Z direction. The contact portion 304 is provided corresponding to one of the four corners of the non-contact portion 185.
  • the void 40 on the non-contact portion 185 can be detected.
  • the void 40 immediately below the contact portion 304 can be detected.
  • the position of the contact portion 304 is not limited to the example shown in FIG.
  • the contact portion 304 may be provided near the center of the side of the non-contact portion 185 having a rectangular ring shape as in the second modification shown in FIG.
  • the contact portions 304 may be provided at the four corners of the non-contact portion 185 having a rectangular ring shape. According to this, it can be detected whether the void 40 is generated in any of the four corners of the non-contact portion 185.
  • the contact portion 304 may be provided so as to overlap only a part of the non-contact portion 185 in the width direction, not in the circumferential direction. This also makes it possible to detect the void 40 immediately below the contact portion 304 in the Z direction.
  • FIG. 17 to FIG. 20 correspond to FIG. 17 to 20, as in FIG. 11, in order to clarify the overlap between the non-contact portion 185 and the close contact portion 304, the close contact portion 304 is hatched.
  • the present invention can also be applied to a configuration including two semiconductor chips 12 constituting the upper and lower arms for one phase and a configuration including six semiconductor chips 12 constituting the upper and lower arms for three phases. That is, the present invention can be applied to a 2in1 package structure and a 6in1 package structure.
  • the present invention is not limited to this.
  • the IGBT and FWD may be separate chips.
  • the present invention is not limited thereto.
  • a configuration in which at least one of the rear surfaces 181 and 301 is covered with the sealing resin body 14 may be adopted.
  • the metal constituting the metal thin film 188 is not limited to Ni. That is, the uneven oxide film 189 is not limited to Ni oxide.
  • the uneven oxide film 189 may be an oxide of the same metal as that constituting the metal thin film 188.
  • the sealing resin body 14 may be in close contact with only the close contact portion 184 and the sealing resin body 14 may not be in close contact with the non-contact portion 185 by roughening plating.
  • the semiconductor device 10 includes the semiconductor chip 12, the sealing resin body 14, the solder 16, the first heat sink 18 as the conductive member, the solder 24, the terminal 26, the solder 28, and the second heat sink 30, It is not limited to.
  • the semiconductor device includes a semiconductor chip having an electrode, a metal base, and a conductive member having a mounting portion of the semiconductor chip and a surrounding portion surrounding the mounting portion on a surface facing the electrode, and between the electrode and the mounting portion. What is necessary is just to provide the sealing resin body which seals the solder which interposes and connects an electrode and an electroconductive member, the semiconductor chip, the at least opposing surface of a metal member, and solder.
  • the conductive member is provided as a peripheral portion so as to surround the mounting portion, and is provided between the close contact portion where the sealing resin body is in close contact with the mounting portion and the close contact portion, and the solder is not connected, and the close contact portion It is only necessary to have a non-adhered part having lower adhesion to the sealing resin body.
  • the present invention is not limited to a semiconductor device with a double-sided heat dissipation structure, and can also be applied to a semiconductor device with a single-sided heat dissipation structure.
  • the sealing resin body 14 may be brought into close contact with the contact portion 304 by roughening plating.
  • a resin layer that improves the adhesion with the sealing resin body 14 may be provided in the formation region of the adhesion portion 304.
  • the semiconductor chip has the first electrode that is an electrode on one surface side in the thickness direction, and the second electrode on the surface side opposite to the one surface.
  • the semiconductor device may further include a second conductive member provided so as to sandwich the semiconductor chip between the first conductive member and the second conductive member electrically connected to the second electrode.
  • the sealing resin body may integrally seal the surface of the second conductive member that faces the first conductive member.
  • the first conductive member has a first contact portion and a non-contact portion which are close contact portions as a peripheral portion, and the second conductive member is in close contact with the surface facing the first conductive member.
  • the second contact portion may be provided so as to overlap with at least a part of the non-contact portion in plan view in the thickness direction.
  • the void may be detected.

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

A semiconductor device comprises: a semiconductor chip (12) that has an electrode (121); an electroconductive member (18) that includes a metal substrate (186), and has a mounting part (182) for the semiconductor chip and a surrounding part (183) surrounding the mounting part (182) on the surface opposing the electrode; solder (16) interposed between the electrode and the mounting part, the solder connecting the electrode and the electroconductive member; and a sealing resin body (14) that integrally seals the semiconductor chip, at least the opposing surface of the electroconductive member, and the solder. The electroconductive member has: a bonding part (184) provided as a surrounding part so as to surround the mounting part, the sealing resin body being bonded to the bonding part (184); and a non-bonding part (185) which is provided between the mounting part and the bonding part, the solder not being connected to the non-bonding part (185), and the non-bonding part (185) having lesser bondability to the sealing resin body than does the bonding part.

Description

半導体装置Semiconductor device 関連出願の相互参照Cross-reference of related applications

 本出願は、2017年3月22日に出願された日本国特許出願2017-56316号、2017年6月14日に出願された日本国特許出願2017-117217号に基づくものであり、ここにその記載内容を参照により援用する。 This application is based on Japanese Patent Application No. 2017-56316 filed on Mar. 22, 2017 and Japanese Patent Application No. 2017-117217 filed on Jun. 14, 2017. The description is incorporated by reference.

 本開示は、半導体装置に関する。 The present disclosure relates to a semiconductor device.

 特許文献1には、はんだを介して、半導体チップの電極と導電部材が接続され、封止樹脂体により一体的に封止されてなる半導体装置が開示されている。導電部材は、電極との対向面に、はんだを介した半導体チップの実装部と、実装部を取り囲む周囲部と、を有している。そして、周囲部に、封止樹脂体の密着する密着部が設けられている。 Patent Document 1 discloses a semiconductor device in which an electrode of a semiconductor chip and a conductive member are connected via solder and are integrally sealed with a sealing resin body. The conductive member has, on the surface facing the electrode, a mounting portion of the semiconductor chip via solder and a surrounding portion surrounding the mounting portion. And the contact part which the sealing resin body closely_contact | adheres to the surrounding part is provided.

JP2016-197706 AJP2016-197706 A

 周囲部の全域が密着部とされた構成では、密着部が実装部、すなわち、はんだに対して隣接する。本願発明者は以下を見出した。従来の構成では、密着部におけるはんだ側の端部と封止樹脂体との界面において、せん断方向の熱応力が高くなるため、封止樹脂体の剥離を抑制すべく密着部を設けたにも関わらず、密着部から封止樹脂体が剥離するおそれがある。 In the configuration in which the entire peripheral portion is a close contact portion, the close contact portion is adjacent to the mounting portion, that is, the solder. The present inventor has found the following. In the conventional configuration, the thermal stress in the shear direction increases at the interface between the solder-side end of the contact portion and the sealing resin body, so the contact portion is provided to suppress the peeling of the sealing resin body. Regardless, the sealing resin body may be peeled off from the contact portion.

 本開示は、導電部材から封止樹脂体が剥離するのを抑制できる半導体装置を提供することを目的とする。 An object of the present disclosure is to provide a semiconductor device that can suppress the peeling of the sealing resin body from the conductive member.

 本開示の一態様によれば、半導体装置は、電極を有する半導体チップと、金属基材を含み、電極との対向面に、半導体チップの実装部と、実装部を取り囲む周囲部と、を有する導電部材と、電極と実装部との間に介在し、電極と導電部材とを接続するはんだと、半導体チップ、金属部材の少なくとも対向面、及びはんだを一体的に封止する封止樹脂体と、を備える。導電部材が、周囲部として、実装部を取り囲むように設けられる。導電部材は、封止樹脂体が密着する密着部と、実装部と密着部との間に設けられ、はんだが接続されず、密着部よりも封止樹脂体に対する密着性が低くされた非密着部と、を有する。 According to one aspect of the present disclosure, a semiconductor device includes a semiconductor chip having an electrode, a metal base, and a mounting portion of the semiconductor chip and a surrounding portion surrounding the mounting portion on a surface facing the electrode. A conductive member, a solder interposed between the electrode and the mounting portion, and connecting the electrode and the conductive member; a semiconductor chip; at least a facing surface of the metal member; and a sealing resin body that integrally seals the solder . A conductive member is provided as a peripheral part so as to surround the mounting part. The conductive member is provided between the close contact portion where the sealing resin body is in close contact with the mounting portion and the close contact portion, solder is not connected, and the close contact with the sealing resin body is lower than the close contact portion. Part.

 この半導体装置によれば、実装部と密着部との間に、はんだが接続されず、封止樹脂体が密着しない非密着部が設けられている。これにより、密着部に実装部、すなわち、はんだが隣接しない。したがって、密着部におけるはんだ側の端部と封止樹脂体との界面に作用するせん断方向の熱応力を低減し、密着部から封止樹脂体が剥離するのを抑制することができる。 According to this semiconductor device, the non-contact portion where the solder is not connected and the sealing resin body is not in close contact is provided between the mounting portion and the close contact portion. Thereby, a mounting part, ie, solder, does not adjoin a contact part. Therefore, the thermal stress in the shearing direction acting on the interface between the solder-side end portion and the sealing resin body in the close contact portion can be reduced, and the sealing resin body can be prevented from peeling from the close contact portion.

 本開示についての上記および他の目的、特徴や利点は、添付図面を参照した下記詳細な説明から、より明確になる。添付図面において、
図1は、第1実施形態に係る半導体装置の概略構成を示す平面図であり、 図2は、図1のII-II線に沿う断面図であり、 図3は、第1ヒートシンクを対向面側から見た平面図であり、 図4は、図2に一点鎖線で示す領域IVを拡大した断面図であり、 図5は、非密着部の幅と密着部の端部に作用するせん断応力との関係を示す図であり、 図6は、各素子厚において、非密着部の幅とはんだ歪との関係を示す図であり、 図7は、密着部の幅とはんだ歪との関係を示す図であり、 図8は、第1変形例を示す断面図であり、図3に対応しており、 図9は、第2実施形態に係る半導体装置の概略構成を示す断面図であり、図3に対応しており、 図10は、第3実施形態に係る半導体装置の概略構成を示す断面図であり、図2に対応しており、 図11は、非密着部と第2密着部の平面配置を示す図であり、 図12は、図10に一点鎖線で示す領域XIIを拡大した断面図であり、 図13は、非密着部上にボイドが生じた状態を示す断面図であり、図10に対応しており、 図14は、ボイド有無とはんだ歪との関係を示す図であり、 図15は、第1ヒートシンク側からのSAT像を示す図であり、 図16は、第2ヒートシンク側からのSAT像を示す図であり、 図17は、第4実施形態に係る半導体装置において、非密着部と第2密着部の平面配置を示す図であり、図11に対応しており、 図18は、第2変形例を示す平面図であり、図17に対応しており、 図19は、第3変形例を示す平面図であり、図17に対応しており、 図20は、第4変形例を示す平面図であり、図17に対応している。
The above and other objects, features, and advantages of the present disclosure will become more apparent from the following detailed description with reference to the accompanying drawings. In the accompanying drawings,
FIG. 1 is a plan view showing a schematic configuration of the semiconductor device according to the first embodiment. FIG. 2 is a sectional view taken along line II-II in FIG. FIG. 3 is a plan view of the first heat sink as viewed from the facing surface side. 4 is an enlarged cross-sectional view of a region IV indicated by a dashed line in FIG. FIG. 5 is a diagram illustrating the relationship between the width of the non-contact portion and the shear stress acting on the end portion of the close-contact portion, FIG. 6 is a diagram showing the relationship between the width of the non-contact portion and solder strain in each element thickness, FIG. 7 is a diagram showing the relationship between the width of the contact portion and the solder strain, FIG. 8 is a cross-sectional view showing a first modification, corresponding to FIG. FIG. 9 is a sectional view showing a schematic configuration of the semiconductor device according to the second embodiment, corresponding to FIG. FIG. 10 is a cross-sectional view showing a schematic configuration of the semiconductor device according to the third embodiment, corresponding to FIG. FIG. 11 is a diagram illustrating a planar arrangement of the non-contact portion and the second contact portion, FIG. 12 is an enlarged cross-sectional view of a region XII indicated by a dashed line in FIG. FIG. 13 is a cross-sectional view showing a state in which a void is generated on the non-contact portion, corresponding to FIG. FIG. 14 is a diagram showing the relationship between the presence or absence of voids and solder strain, FIG. 15 is a diagram showing a SAT image from the first heat sink side, FIG. 16 is a diagram showing a SAT image from the second heat sink side, FIG. 17 is a diagram illustrating a planar arrangement of the non-contact portion and the second contact portion in the semiconductor device according to the fourth embodiment, and corresponds to FIG. FIG. 18 is a plan view showing a second modification, corresponding to FIG. FIG. 19 is a plan view showing a third modification, corresponding to FIG. FIG. 20 is a plan view showing a fourth modification, and corresponds to FIG.

 図面を参照しながら、複数の実施形態を説明する。複数の実施形態において、機能的に及び/又は構造的に対応する部分には同一の参照符号を付与する。以下において、半導体基板の厚み方向をZ方向、Z方向に直交する一方向をX方向と示す。また、Z方向及びX方向の両方向に直交する方向をY方向と示す。特に断わりのない限り、上記したX方向及びY方向により規定されるXY面に沿う形状を平面形状とする。 A plurality of embodiments will be described with reference to the drawings. In several embodiments, functionally and / or structurally corresponding parts are given the same reference numerals. In the following, the thickness direction of the semiconductor substrate is indicated as the Z direction, and one direction orthogonal to the Z direction is indicated as the X direction. A direction perpendicular to both the Z direction and the X direction is referred to as a Y direction. Unless otherwise specified, the shape along the XY plane defined by the X direction and the Y direction is a planar shape.

 (第1実施形態)
 先ず、図1~図3に基づき、半導体装置の概略構成について説明する。
(First embodiment)
First, a schematic configuration of the semiconductor device will be described with reference to FIGS.

 図1及び図2に示すように、半導体装置10は、半導体チップ12、封止樹脂体14、第1ヒートシンク18、主端子20、信号端子22、ターミナル26、第2ヒートシンク30、及び主端子32を備えている。このような半導体装置10は、たとえば車載の電力変換装置を構成する三相インバータに適用される。半導体装置10は、三相インバータを構成する6つのアームのひとつを構成する。 As shown in FIGS. 1 and 2, the semiconductor device 10 includes a semiconductor chip 12, a sealing resin body 14, a first heat sink 18, a main terminal 20, a signal terminal 22, a terminal 26, a second heat sink 30, and a main terminal 32. It has. Such a semiconductor device 10 is applied to, for example, a three-phase inverter constituting an in-vehicle power conversion device. The semiconductor device 10 constitutes one of six arms constituting a three-phase inverter.

 半導体チップ12は、シリコンやシリコンカーバイドなどの半導体基板120に、絶縁ゲートバイポーラトランジスタ(IGBT)などの素子が形成されてなる。本実施形態では、nチャネル型のIGBTが形成されるとともに、IGBTに逆並列に接続される還流ダイオード(FWD)も形成されてなる。すなわち、半導体基板120に、RC(Reverse Conducting)-IGBTが形成されている。半導体基板120は、平面略矩形状をなしている。 The semiconductor chip 12 is formed by forming an element such as an insulated gate bipolar transistor (IGBT) on a semiconductor substrate 120 such as silicon or silicon carbide. In the present embodiment, an n-channel IGBT is formed, and a free-wheeling diode (FWD) connected in reverse parallel to the IGBT is also formed. That is, RC (Reverse Conducting) -IGBT is formed on the semiconductor substrate 120. The semiconductor substrate 120 has a substantially rectangular planar shape.

 IGBT及びFWDは、半導体基板120の板厚方向であるZ方向に電流が流れるように、所謂縦型構造をなしている。半導体基板120におけるZ方向の両面それぞれに、主電極が形成されている。主電極として、一面上にコレクタ電極121が形成され、一面と反対の裏面上にエミッタ電極122が形成されている。コレクタ電極121が電極に相当する。なお、一面は表面または第1面とも呼び、裏面は第2面とも呼ぶ。 The IGBT and FWD have a so-called vertical structure so that current flows in the Z direction, which is the thickness direction of the semiconductor substrate 120. Main electrodes are formed on both sides of the semiconductor substrate 120 in the Z direction. As the main electrode, a collector electrode 121 is formed on one surface, and an emitter electrode 122 is formed on the back surface opposite to the one surface. The collector electrode 121 corresponds to an electrode. One surface is also referred to as the front surface or the first surface, and the back surface is also referred to as the second surface.

 本実施形態では、コレクタ電極121がFWDのカソード電極を兼ねており、エミッタ電極122がアノード電極を兼ねている。コレクタ電極121は、半導体基板120の裏面側の全面に形成されている。半導体基板120の一面上には、ポリイミドなどの保護膜123が形成されており、エミッタ電極122は保護膜123から露出されている。すなわち、エミッタ電極122は、半導体基板120の一面側の一部に形成されている。なお、図示しない信号用のパッドも、保護膜123から露出されている。信号用のパッドには、ゲート電極用のパッドも含まれる。 In the present embodiment, the collector electrode 121 also serves as an FWD cathode electrode, and the emitter electrode 122 also serves as an anode electrode. The collector electrode 121 is formed on the entire back surface of the semiconductor substrate 120. A protective film 123 such as polyimide is formed on one surface of the semiconductor substrate 120, and the emitter electrode 122 is exposed from the protective film 123. That is, the emitter electrode 122 is formed on a part of one surface side of the semiconductor substrate 120. A signal pad (not shown) is also exposed from the protective film 123. The signal pads also include gate electrode pads.

 封止樹脂体14は、半導体チップ12、及び、半導体チップ12以外の半導体装置10の構成要素を一体的に封止している。封止樹脂体14は、樹脂成形体である。封止樹脂体14は、たとえばエポキシ系樹脂を用いて形成されている。本実施形態では、トランスファ成形法により、封止樹脂体14が形成されている。 The sealing resin body 14 integrally seals the semiconductor chip 12 and the components of the semiconductor device 10 other than the semiconductor chip 12. The sealing resin body 14 is a resin molded body. The sealing resin body 14 is formed using, for example, an epoxy resin. In this embodiment, the sealing resin body 14 is formed by a transfer molding method.

 封止樹脂体14は、平面略矩形状をなしている。封止樹脂体14は、Z方向における表面として、一方の面である一面140及び一面140と反対の裏面141を有している。一面140及び裏面141は、略平坦面となっている。また、封止樹脂体14は、表面の一部として側面142を有している。側面142は、一面140及び裏面141に連なっている。 The sealing resin body 14 has a substantially rectangular planar shape. The sealing resin body 14 has, as a surface in the Z direction, one surface 140 that is one surface and a back surface 141 opposite to the one surface 140. The one surface 140 and the back surface 141 are substantially flat surfaces. Moreover, the sealing resin body 14 has the side surface 142 as a part of surface. The side surface 142 is continuous with the one surface 140 and the back surface 141.

 半導体チップ12のコレクタ電極121には、はんだ16を介して第1ヒートシンク18が接続されている。第1ヒートシンク18が導電部材に相当する。第1ヒートシンク18は、半導体チップ12の生じた熱を半導体装置10の外部に放熱する。第1ヒートシンク18は、半導体チップ12と後述する主端子20とを電気的に中継している。 The first heat sink 18 is connected to the collector electrode 121 of the semiconductor chip 12 via the solder 16. The first heat sink 18 corresponds to a conductive member. The first heat sink 18 radiates heat generated by the semiconductor chip 12 to the outside of the semiconductor device 10. The first heat sink 18 electrically relays the semiconductor chip 12 and a main terminal 20 described later.

 第1ヒートシンク18は、Z方向における表面として、コレクタ電極121との対向面180及び対向面180と反対の裏面181を有している。図2及び図3に示すように、第1ヒートシンク18は、対向面180に、実装部182及び周囲部183を有している。実装部182は、対向面180のうち、はんだ16が接続される部分、すなわち半導体チップ12が実装される部分である。実装部182は、Z方向からの平面視においてコレクタ電極121(半導体チップ12)と重なる部分を少なくとも含んでいる。周囲部183は、対向面180において、実装部182を除く部分である。周囲部183は、実装部182を取り囲んでいる。 The first heat sink 18 has a facing surface 180 facing the collector electrode 121 and a back surface 181 opposite to the facing surface 180 as the surface in the Z direction. As shown in FIGS. 2 and 3, the first heat sink 18 has a mounting portion 182 and a peripheral portion 183 on the facing surface 180. The mounting portion 182 is a portion of the facing surface 180 where the solder 16 is connected, that is, a portion where the semiconductor chip 12 is mounted. The mounting portion 182 includes at least a portion that overlaps with the collector electrode 121 (semiconductor chip 12) in plan view from the Z direction. The peripheral portion 183 is a portion excluding the mounting portion 182 on the facing surface 180. The peripheral portion 183 surrounds the mounting portion 182.

 周囲部183は、封止樹脂体14が密着する密着部184、及び、封止樹脂体14が密着しない非密着部185を有している。密着部184は、実装部182に隣接しないように、実装部182から離れた位置で実装部182を取り囲んでいる。そして、実装部182と密着部184の間の部分が、非密着部185とされている。非密着部185は、実装部182に隣接して実装部182を取り囲んでいる。本実施形態では、後述する粗化処理により、密着部184が形成されている。すなわち、粗化部により密着部184が構成されている。また、非密着部185から対向面180の外周縁までの部分のすべてが、密着部184とされている。非密着部185の幅は、全周でほぼ一定となっている。 The peripheral portion 183 includes a close contact portion 184 to which the sealing resin body 14 is in close contact and a non-contact portion 185 to which the sealing resin body 14 is not in close contact. The contact portion 184 surrounds the mounting portion 182 at a position away from the mounting portion 182 so as not to be adjacent to the mounting portion 182. A portion between the mounting portion 182 and the contact portion 184 is a non-contact portion 185. The non-contact portion 185 surrounds the mounting portion 182 adjacent to the mounting portion 182. In this embodiment, the close contact part 184 is formed by the roughening process mentioned later. That is, the contact portion 184 is configured by the roughened portion. Further, the entire portion from the non-contact portion 185 to the outer peripheral edge of the facing surface 180 is a contact portion 184. The width of the non-contact portion 185 is substantially constant over the entire circumference.

 非密着部185は、密着部184よりも封止樹脂体14に対する密着性が低くされている。これにより、封止樹脂体14は、非密着部185には密着せず、密着部184のみに密着する。このように、封止樹脂体14を、非密着部185において意図的に剥離させている。なお、周囲部183を含む第1ヒートシンク18の詳細については後述する。 The non-contact part 185 has lower adhesion to the sealing resin body 14 than the contact part 184. As a result, the sealing resin body 14 does not adhere to the non-contact portion 185 but closely contacts only the contact portion 184. Thus, the sealing resin body 14 is intentionally peeled off at the non-contact portion 185. Details of the first heat sink 18 including the peripheral portion 183 will be described later.

 第1ヒートシンク18の裏面181は、封止樹脂体14から露出されている。裏面181は、一面140に対して略面一で露出されている。このように、裏面181は、半導体装置10の外部に放熱する放熱面とされている。裏面181を除く表面、すなわち対向面180も封止樹脂体14によって覆われている。 The back surface 181 of the first heat sink 18 is exposed from the sealing resin body 14. The back surface 181 is substantially flush with the one surface 140. Thus, the back surface 181 is a heat radiating surface that radiates heat to the outside of the semiconductor device 10. The surface excluding the back surface 181, that is, the facing surface 180 is also covered with the sealing resin body 14.

 第1ヒートシンク18には、主端子20が連なっている。主端子20は、第1ヒートシンク18を介して、コレクタ電極121と電気的に接続されている。主端子20は、第1ヒートシンク18からY方向に延設されており、封止樹脂体14の側面142のひとつから外部に突出している。主端子20は、リードフレームの一部として第1ヒートシンク18と一体的に形成されてもよいし、別部材の主端子20が第1ヒートシンク18に接続されてもよい。本実施形態では、主端子20が第1ヒートシンク18と一体的に形成されている。主端子20の厚みは、第1ヒートシンク18の厚みよりも薄くされている。主端子20は、第1ヒートシンク18の対向面180に略面一で連なっている。 The main terminal 20 is connected to the first heat sink 18. The main terminal 20 is electrically connected to the collector electrode 121 via the first heat sink 18. The main terminal 20 extends from the first heat sink 18 in the Y direction, and protrudes from one of the side surfaces 142 of the sealing resin body 14 to the outside. The main terminal 20 may be formed integrally with the first heat sink 18 as a part of the lead frame, or the main terminal 20 of another member may be connected to the first heat sink 18. In the present embodiment, the main terminal 20 is formed integrally with the first heat sink 18. The main terminal 20 is thinner than the first heat sink 18. The main terminal 20 is substantially flush with the facing surface 180 of the first heat sink 18.

 半導体チップ12のパッドには、図示しないボンディングワイヤを介して、信号端子22が電気的に接続されている。信号端子22は、図1に示すように、Y方向に延設されている。信号端子22は、主端子20が突出する側面142と反対の面から、外部に突出している。 The signal terminal 22 is electrically connected to the pad of the semiconductor chip 12 via a bonding wire (not shown). As shown in FIG. 1, the signal terminal 22 extends in the Y direction. The signal terminal 22 protrudes to the outside from a surface opposite to the side surface 142 from which the main terminal 20 protrudes.

 半導体チップ12のエミッタ電極122には、はんだ24を介してターミナル26が接続されている。ターミナル26は、半導体チップ12と第2ヒートシンク30との間に介在する。ターミナル26は、上記したボンディングワイヤの高さを確保するためのスペーサ機能を有している。このため、必ずしも必要なわけではない。たとえば第2ヒートシンク30に凸部を設け、この凸部にスペーサの機能を持たせてもよい。 A terminal 26 is connected to the emitter electrode 122 of the semiconductor chip 12 via a solder 24. The terminal 26 is interposed between the semiconductor chip 12 and the second heat sink 30. The terminal 26 has a spacer function for ensuring the height of the bonding wire described above. For this reason, it is not always necessary. For example, a convex portion may be provided on the second heat sink 30 and the convex portion may have a spacer function.

 ターミナル26は、Cuなどの金属基材を含んでいる。ターミナル26は、半導体チップ12のエミッタ電極122と第2ヒートシンク30とを電気的に中継している。半導体チップ12の生じた熱は、ターミナル26を介して第2ヒートシンク30に伝達される。 The terminal 26 includes a metal substrate such as Cu. The terminal 26 electrically relays the emitter electrode 122 of the semiconductor chip 12 and the second heat sink 30. The heat generated by the semiconductor chip 12 is transferred to the second heat sink 30 via the terminal 26.

 ターミナル26における半導体チップ12と反対側の面には、はんだ28を介して第2ヒートシンク30が接続されている。第2ヒートシンク30は、半導体チップ12の生じた熱を半導体装置10の外部に放熱する。第2ヒートシンク30は、半導体チップ12と後述する主端子32とを電気的に中継している。第2ヒートシンク30は、Cuなどの属基材を含んでいる。 A second heat sink 30 is connected to the surface of the terminal 26 opposite to the semiconductor chip 12 via a solder 28. The second heat sink 30 radiates heat generated by the semiconductor chip 12 to the outside of the semiconductor device 10. The second heat sink 30 electrically relays the semiconductor chip 12 and a main terminal 32 described later. The second heat sink 30 includes a genus base material such as Cu.

 第2ヒートシンク30は、Z方向における表面として、ターミナル26との対向面300及び対向面300と反対の裏面301を有している。第2ヒートシンク30は、対向面300に、溢れたはんだ28を収容するための溝部302を有している。溝部302にて溢れたはんだ28を収容することで、ターミナル26の側面を通じて、半導体チップ12側にはんだ28が濡れ拡がるのを抑制することができる。 The second heat sink 30 has a facing surface 300 facing the terminal 26 and a back surface 301 opposite to the facing surface 300 as the surface in the Z direction. The second heat sink 30 has a groove portion 302 for accommodating the overflowing solder 28 on the facing surface 300. By accommodating the solder 28 overflowing in the groove portion 302, it is possible to suppress the solder 28 from spreading to the semiconductor chip 12 side through the side surface of the terminal 26.

 第2ヒートシンク30の裏面301は、封止樹脂体14から露出されている。裏面301は、裏面141に対して略面一で露出されている。このように、裏面301は、半導体装置10の外部に放熱する放熱面とされている。裏面301を除く表面、すなわち対向面300も封止樹脂体14によって覆われている。 The back surface 301 of the second heat sink 30 is exposed from the sealing resin body 14. The back surface 301 is exposed to be substantially flush with the back surface 141. Thus, the back surface 301 is a heat radiating surface that radiates heat to the outside of the semiconductor device 10. The surface excluding the back surface 301, that is, the facing surface 300 is also covered with the sealing resin body 14.

 第2ヒートシンク30には、主端子32が連なっている。主端子32は、第2ヒートシンク30を介して、エミッタ電極122と電気的に接続されている。主端子32は、第2ヒートシンク30からY方向であって主端子20と同じ側に延設されている。主端子32は、主端子20と同じ側面142から外部に突出している。主端子32は、リードフレームの一部として第2ヒートシンク30と一体的に形成されてもよいし、別部材の主端子32が第2ヒートシンク30に接続されてもよい。本実施形態では、主端子32が第2ヒートシンク30と一体的に形成されている。主端子32の厚みは、第2ヒートシンク30の厚みよりも薄くされている。主端子32は、第2ヒートシンク30の対向面300に略面一で連なっている。 The main terminal 32 is connected to the second heat sink 30. The main terminal 32 is electrically connected to the emitter electrode 122 via the second heat sink 30. The main terminal 32 extends from the second heat sink 30 in the Y direction and on the same side as the main terminal 20. The main terminal 32 protrudes from the same side surface 142 as the main terminal 20. The main terminal 32 may be formed integrally with the second heat sink 30 as a part of the lead frame, or a separate main terminal 32 may be connected to the second heat sink 30. In the present embodiment, the main terminal 32 is formed integrally with the second heat sink 30. The main terminal 32 is thinner than the second heat sink 30. The main terminal 32 is substantially flush with the facing surface 300 of the second heat sink 30.

 以上のように構成される半導体装置10では、封止樹脂体14により、半導体チップ12、第1ヒートシンク18の一部、主端子20,32それぞれの一部、信号端子22の一部、ターミナル26、及び第2ヒートシンク30の一部が一体的に封止されている。半導体装置10では、封止樹脂体14により、ひとつのアームを構成する半導体チップ12が封止されている。このため、半導体装置10は、1in1パッケージとも称される。 In the semiconductor device 10 configured as described above, the sealing resin body 14 causes the semiconductor chip 12, a part of the first heat sink 18, a part of each of the main terminals 20 and 32, a part of the signal terminal 22, and a terminal 26. And a part of the second heat sink 30 are integrally sealed. In the semiconductor device 10, the semiconductor chip 12 constituting one arm is sealed with the sealing resin body 14. For this reason, the semiconductor device 10 is also referred to as a 1 in 1 package.

 第1ヒートシンク18及び第2ヒートシンク30は、封止樹脂体14とともに切削加工されている。よって、一面140及び裏面181は切削面であり、互いに略面一とされている。同じく、裏面141及び裏面301は切削面であり、互いに略面一とされている。このように、半導体装置10は、裏面181,301がともに封止樹脂体14から露出された両面放熱構造をなしている。 The first heat sink 18 and the second heat sink 30 are cut together with the sealing resin body 14. Therefore, the one surface 140 and the back surface 181 are cutting surfaces and are substantially flush with each other. Similarly, the back surface 141 and the back surface 301 are cutting surfaces and are substantially flush with each other. As described above, the semiconductor device 10 has a double-sided heat dissipation structure in which the back surfaces 181 and 301 are both exposed from the sealing resin body 14.

 なお、はんだ16,24,28として、フラックスレスのはんだを用いている。一面140及び裏面181は切削面に限定されない。裏面141及び裏面301も切削面に限定されない。封止樹脂体14の成形型の壁面に裏面181,301を接触させることで、切削することなしに、裏面181,301を封止樹脂体14から露出させてもよい。 In addition, as the solder 16, 24, 28, fluxless solder is used. The one surface 140 and the back surface 181 are not limited to cutting surfaces. The back surface 141 and the back surface 301 are not limited to the cutting surface. The back surface 181 and 301 may be exposed from the sealing resin body 14 without being cut by bringing the back surface 181 and 301 into contact with the wall surface of the molding die of the sealing resin body 14.

 次に、図4に基づき、第1ヒートシンク18の詳細構造について説明する。 Next, the detailed structure of the first heat sink 18 will be described with reference to FIG.

 図4に示すように、第1ヒートシンク18は、Cuなどの金属材料を用いて形成された基材186、及び、基材186の表面のうち、少なくとも対向面180側に設けられた皮膜187を有している。基材186が、金属基材に相当する。基材186は、略直方体状をなしている。皮膜187は、基材186の表面に形成された金属薄膜188、及び、金属薄膜188を構成する主成分の金属と同じ金属の酸化物であり、表面が連続して凹凸をなす凹凸酸化膜189を有している。 As shown in FIG. 4, the first heat sink 18 includes a base 186 formed using a metal material such as Cu, and a coating 187 provided on at least the facing surface 180 side of the surface of the base 186. Have. The base material 186 corresponds to a metal base material. The base material 186 has a substantially rectangular parallelepiped shape. The film 187 is a metal thin film 188 formed on the surface of the base material 186 and an oxide of the same metal as the main component metal constituting the metal thin film 188, and the uneven oxide film 189 whose surface continuously forms unevenness. have.

 本実施形態において、金属薄膜188はNiを主成分としている。金属薄膜188は、たとえばめっき、蒸着により形成されたものである。金属薄膜188は、たとえば無電解Niめっきによって基材186の表面に形成されている。金属薄膜188は、主成分であるNiに加えて、P(リン)を含んでいる。 In this embodiment, the metal thin film 188 is mainly composed of Ni. The metal thin film 188 is formed by, for example, plating or vapor deposition. The metal thin film 188 is formed on the surface of the substrate 186 by, for example, electroless Ni plating. The metal thin film 188 contains P (phosphorus) in addition to Ni as the main component.

 金属薄膜188は、基材186の表面のうち、裏面181側を除く部分に形成されている。対向面180側において、金属薄膜188の表面のうち、密着部184に対応する部分には、複数の凹部188aが形成されている。すなわち、実装部182及び非密着部185には、凹部188aが形成されていない。凹部188aが形成されていない部分において、金属薄膜188の膜厚は、たとえば10μm程度とされる。換言すれば、後述するレーザ光の照射前の膜厚が、10μm程度とされる。 The metal thin film 188 is formed on the surface of the base material 186 except for the back surface 181 side. On the facing surface 180 side, a plurality of recesses 188a are formed in a portion of the surface of the metal thin film 188 corresponding to the contact portion 184. That is, the mounting portion 182 and the non-contact portion 185 are not formed with the recess 188a. In the portion where the recess 188a is not formed, the thickness of the metal thin film 188 is, for example, about 10 μm. In other words, the film thickness before laser light irradiation described later is about 10 μm.

 凹部188aは、パルス発振のレーザ光の照射により形成されている。1パルスごとに1つの凹部188aが形成されている。レーザ光の走査方向において、隣り合う凹部188aが連なっている。複数の凹部188aは、X方向において連なるとともに、Y方向においても連なっている。密着部184において、金属薄膜188の表面は、複数の凹部188aにより鱗状をなしている。密着部184に対応する部分がレーザ光の照射エリアであり、実装部182及び非密着部185に対応する部分が非照射エリアである。 The recess 188a is formed by irradiation with pulsed laser light. One recess 188a is formed for each pulse. Adjacent recesses 188a are continuous in the laser beam scanning direction. The plurality of recesses 188a are continuous in the X direction and also continuous in the Y direction. In the contact portion 184, the surface of the metal thin film 188 has a scale shape due to the plurality of recesses 188a. A portion corresponding to the contact portion 184 is a laser light irradiation area, and a portion corresponding to the mounting portion 182 and the non-contact portion 185 is a non-irradiation area.

 なお、各凹部188aの幅は、5μm~300μmとされている。凹部188aの深さは、0.5μm~5μmとされている。凹部188aの深さが0.5μmより浅いと、レーザ光の照射による金属薄膜188の表面の溶融及び蒸着が不十分となり、後述する凹凸酸化膜189が形成され難くなる。凹部188aの深さが5μmよりも深いと、金属薄膜188の表面が溶融飛散しやすくなり、蒸着よりも溶融飛散による表面形成が支配的となり、凹凸酸化膜189が形成され難くなる。 The width of each recess 188a is set to 5 μm to 300 μm. The depth of the recess 188a is 0.5 μm to 5 μm. If the depth of the recess 188a is less than 0.5 μm, the surface of the metal thin film 188 is not sufficiently melted and deposited by laser light irradiation, and the uneven oxide film 189 described later is difficult to form. If the depth of the recess 188a is deeper than 5 μm, the surface of the metal thin film 188 is likely to be melted and scattered, and surface formation by melting and scattering becomes more dominant than vapor deposition, and the uneven oxide film 189 becomes difficult to form.

 凹凸酸化膜189は、対向面180側において、金属薄膜188上に形成されている。凹凸酸化膜189は、実装部182には形成されず、周囲部183、すなわち密着部184及び非密着部185に形成されている。凹凸酸化膜189は、金属薄膜188にレーザ光を照射することで、金属薄膜188を構成する金属を酸化して形成されている。凹凸酸化膜189は、金属薄膜188の表層を酸化することで、金属薄膜188の表面に形成された酸化物の膜である。凹凸酸化膜189は、レーザ光の照射により形成されるため、レーザ照射膜とも言える。 The uneven oxide film 189 is formed on the metal thin film 188 on the facing surface 180 side. The uneven oxide film 189 is not formed in the mounting portion 182 but is formed in the peripheral portion 183, that is, the close contact portion 184 and the non-contact portion 185. The uneven oxide film 189 is formed by oxidizing the metal constituting the metal thin film 188 by irradiating the metal thin film 188 with laser light. The uneven oxide film 189 is an oxide film formed on the surface of the metal thin film 188 by oxidizing the surface layer of the metal thin film 188. Since the uneven oxide film 189 is formed by laser light irradiation, it can be said to be a laser irradiation film.

 本実施形態では、凹凸酸化膜189を構成する成分のうち、80%がNI、10%がNiO、10%がNiとなっている。このように、凹凸酸化膜189の主成分は、金属薄膜188の主成分であるNiの酸化物である。 In the present embodiment, among the components constituting the uneven oxide film 189, 80% is NI 2 O 3 , 10% is NiO, and 10% is Ni. Thus, the main component of the uneven oxide film 189 is an oxide of Ni which is the main component of the metal thin film 188.

 密着部184、すなわちレーザ光の照射エリアにおいて、凹凸酸化膜189の平均膜厚は10nm~数百nmとされている。凹凸酸化膜189は、凹部188aを有する金属薄膜188の表面の凹凸に倣って形成されている。また、凹凸酸化膜189の表面には、凹部188aの幅よりも細かいピッチで凹凸が形成されている。すなわち、非常に微細な凹凸(粗化部)が形成されている。換言すれば、複数の凸部189a(柱状体)が、細かいピッチで形成されている。たとえば凸部189aの平均幅は1nm~300nm、凸部189a間の平均間隔は1nm~300nmとされている。また、凸部189aの平均高さは、10nm~数百nmとされている。 The average film thickness of the uneven oxide film 189 is 10 nm to several hundreds nm in the close contact portion 184, that is, the laser light irradiation area. The uneven oxide film 189 is formed following the unevenness of the surface of the metal thin film 188 having the recess 188a. Further, unevenness is formed on the surface of the uneven oxide film 189 at a pitch finer than the width of the recess 188a. That is, very fine unevenness (roughened part) is formed. In other words, the plurality of convex portions 189a (columnar bodies) are formed at a fine pitch. For example, the average width of the protrusions 189a is 1 nm to 300 nm, and the average interval between the protrusions 189a is 1 nm to 300 nm. Further, the average height of the convex portion 189a is set to 10 nm to several hundred nm.

 このように、表面に非常に微細な凹凸が形成された凹凸酸化膜189により、密着部184が構成されている。凹凸酸化膜189の表面の凸部189aに封止樹脂体14が絡みつき、アンカー効果が生じる。また、凸部189aの高さが非密着部185よりも高いため、封止樹脂体14との接触面積が増える。したがって、対向面180の密着部184には、封止樹脂体14が密着する。 Thus, the contact portion 184 is constituted by the uneven oxide film 189 having very fine unevenness formed on the surface. The sealing resin body 14 is entangled with the convex portion 189a on the surface of the uneven oxide film 189, and an anchor effect is generated. Moreover, since the height of the convex part 189a is higher than the non-contact part 185, a contact area with the sealing resin body 14 increases. Therefore, the sealing resin body 14 is in close contact with the close contact portion 184 of the facing surface 180.

 凹凸酸化膜189は、金属薄膜188にレーザ光を照射し、金属薄膜188の表面の溶融及び蒸着により形成されるため、レーザ光の照射エリアである密着部184だけでなく、密着部184の周囲にも形成される。本実施形態では、レーザ光の非照射エリアのうち、非密着部185の全域に凹凸酸化膜189が形成されており、実装部182には凹凸酸化膜189が形成されていない。全域に凹凸酸化膜189を有する非密着部185の幅W1(図3参照)は、0.2mm~0.3mmとされている。 The concavo-convex oxide film 189 is formed by irradiating the metal thin film 188 with laser light and melting and vapor-depositing the surface of the metal thin film 188. Also formed. In the present embodiment, the uneven oxide film 189 is formed on the entire area of the non-contact portion 185 in the non-irradiated area of the laser beam, and the uneven oxide film 189 is not formed on the mounting portion 182. The width W1 (see FIG. 3) of the non-contact portion 185 having the uneven oxide film 189 over the entire area is set to 0.2 mm to 0.3 mm.

 ただし、直接的にレーザ光が照射されるわけではないため、非密着部185における凹凸酸化膜189の平均膜厚は、密着部184における凹凸酸化膜189の平均膜厚よりも薄く、且つ、自然酸化膜よりも厚くされている。具体的には、0.1nm~10nmとされている。また、凹凸酸化膜189の表面の凸部189aの高さも、密着部184より低くされている。具体的には、0.1nm~10nmとされている。なお、凸部189aの平均幅及び平均間隔は、密着部184と同程度とされている。 However, since the laser beam is not directly irradiated, the average film thickness of the uneven oxide film 189 in the non-contact portion 185 is smaller than the average film thickness of the uneven oxide film 189 in the contact portion 184 and is naturally It is thicker than the oxide film. Specifically, it is set to 0.1 nm to 10 nm. Further, the height of the convex portion 189 a on the surface of the uneven oxide film 189 is also made lower than the close contact portion 184. Specifically, it is set to 0.1 nm to 10 nm. Note that the average width and average interval of the convex portions 189a are approximately the same as those of the contact portions 184.

 上記した凹凸酸化膜189を有することで、封止樹脂体14に対する非密着部185の密着性は、密着部184よりも低くされている。これにより、封止樹脂体14が非密着部185に密着しない。このように、封止樹脂体14を、非密着部185において意図的に剥離させている。また、上記凹凸酸化膜189を有することで、はんだ16に対する非密着部185の濡れ性が、実装部182よりも低くされている。すなわち、はんだ16が、実装部182から非密着部185側に濡れ拡がり難くされている。これにより、はんだ16が非密着部185に接続されない。 By having the uneven oxide film 189 described above, the adhesion of the non-adhered portion 185 to the sealing resin body 14 is made lower than that of the adhered portion 184. As a result, the sealing resin body 14 does not adhere to the non-contact portion 185. Thus, the sealing resin body 14 is intentionally peeled off at the non-contact portion 185. Further, by having the uneven oxide film 189, the wettability of the non-contact portion 185 with respect to the solder 16 is made lower than that of the mounting portion 182. That is, the solder 16 is difficult to wet and spread from the mounting portion 182 to the non-contact portion 185 side. As a result, the solder 16 is not connected to the non-contact portion 185.

 なお、上記した半導体装置10を形成する際、はんだ16,24,28のリフローを行う前に、予め第1ヒートシンク18に凹凸酸化膜189を形成しておく。凹凸酸化膜189の形成に当たり、第1ヒートシンク18の対向面180側における金属薄膜188の表面のうち、密着部184の形成領域に、パルス発振のレーザ光を照射する。隣り合うレーザ光のスポット(1パルスによる照射範囲)がX方向において一部重なるようにして、X方向においてレーザ光を走査する。また、隣り合うレーザ光のスポットがY方向において一部重なるようにして、Y方向においてレーザ光を走査する。これにより、密着部184の形成領域全域にレーザ光を照射する。 When forming the semiconductor device 10 described above, an uneven oxide film 189 is formed on the first heat sink 18 in advance before reflowing the solders 16, 24, 28. In forming the uneven oxide film 189, a pulse oscillation laser beam is irradiated to the formation region of the contact portion 184 in the surface of the metal thin film 188 on the facing surface 180 side of the first heat sink 18. Laser light is scanned in the X direction so that adjacent laser light spots (irradiation range by one pulse) partially overlap in the X direction. Further, the laser beam is scanned in the Y direction so that adjacent laser beam spots partially overlap in the Y direction. Thereby, the entire region where the contact portion 184 is formed is irradiated with laser light.

 レーザ光の照射により、金属薄膜188の表面が溶融、気化し、複数の凹部188aが形成される。また、溶融して気化した金属薄膜188が、レーザ光の照射された部分(すなわち密着部184の形成領域)や、その周辺部分(すなわち、非密着部185の形成領域)に蒸着する。これにより、密着部184において膜厚が厚く、非密着部185において膜厚の薄い凹凸酸化膜189が形成される。また、密着部184において凸部189aの高さが高く、非密着部185において凸部189aの高さの低い凹凸酸化膜189が形成される。 The laser light irradiation melts and vaporizes the surface of the metal thin film 188, and a plurality of recesses 188a are formed. In addition, the molten and vaporized metal thin film 188 is deposited on the portion irradiated with the laser light (that is, the formation region of the contact portion 184) and the peripheral portion thereof (that is, the formation region of the non-contact portion 185). As a result, a concavo-convex oxide film 189 having a large film thickness in the close contact portion 184 and a thin film thickness in the non-contact portion 185 is formed. In addition, an uneven oxide film 189 in which the height of the convex portion 189a is high in the close contact portion 184 and the height of the convex portion 189a is low in the non-contact portion 185 is formed.

 なお、実装部182において、金属薄膜188の表面には凹凸酸化膜189が形成されず、図示しない自然酸化膜が形成される。この自然酸化膜は、非密着部185の凹凸酸化膜189よりも薄いため、はんだ16のリフロー、たとえば水素雰囲気下での減圧リフロー時に還元除去される。 In the mounting portion 182, the uneven oxide film 189 is not formed on the surface of the metal thin film 188, and a natural oxide film (not shown) is formed. Since this natural oxide film is thinner than the uneven oxide film 189 of the non-contact portion 185, it is reduced and removed during reflow of the solder 16, for example, reduced pressure reflow in a hydrogen atmosphere.

 はんだ16,24,28のリフローについては、周知の方法を適用することができる。必要であれば、特開2016-197706号公報の記載を援用することができる。 A known method can be applied to the reflow of the solder 16, 24, 28. If necessary, the description in JP-A-2016-197706 can be incorporated.

 次に、上記した半導体装置10の効果の一例について説明する。 Next, an example of the effect of the semiconductor device 10 will be described.

 本願発明者は以下を見出した。第1ヒートシンクの対向面において、実装部に密着部を隣接させる、すなわち、はんだに密着部を隣接させると、せん断方向の熱応力が密着部におけるはんだ側の端部と封止樹脂体との界面で高くなり、封止樹脂体の剥離を抑制すべく密着部を設けたにも関わらず、密着部から封止樹脂体が剥離するおそれがある The inventors of the present application found the following. When the close contact portion is adjacent to the mounting portion on the facing surface of the first heat sink, that is, when the close contact portion is adjacent to the solder, the thermal stress in the shearing direction causes the interface between the solder end and the sealing resin body in the close contact portion. There is a possibility that the sealing resin body may be peeled from the contact portion even though the contact portion is provided to suppress the peeling of the sealing resin body.

 これに対し、本実施形態の半導体装置10では、第1ヒートシンク18の対向面180において、はんだ16が接続される実装部182と、封止樹脂体14が密着する密着部184との間に、はんだ16が接続されず、封止樹脂体14が密着しない非密着部185を設けている。非密着部185を設けることで、密着部184に対して実装部182、すなわち、はんだ16が隣接しない。したがって、密着部184におけるはんだ16側の端部と封止樹脂体14との界面に作用するせん断方向の熱応力を低減することができる。すなわち、密着部184から封止樹脂体14が剥離するのを抑制することができる。 On the other hand, in the semiconductor device 10 of the present embodiment, on the facing surface 180 of the first heat sink 18, between the mounting portion 182 to which the solder 16 is connected and the contact portion 184 to which the sealing resin body 14 is in close contact, A non-contact portion 185 where the solder 16 is not connected and the sealing resin body 14 is not in close contact is provided. By providing the non-contact part 185, the mounting part 182, that is, the solder 16 is not adjacent to the contact part 184. Therefore, the thermal stress in the shearing direction acting on the interface between the end portion on the solder 16 side of the close contact portion 184 and the sealing resin body 14 can be reduced. That is, it is possible to suppress the sealing resin body 14 from being peeled from the close contact portion 184.

 図5は、非密着部185の幅W1と、密着部184におけるはんだ16側の端部と封止樹脂体14との界面に作用するせん断方向の熱応力(以下、せん断応力と示す)との関係について、シミュレーションを行った結果を示している。このシミュレーションでは、半導体基板120、すなわち素子の厚みを105μm、素子のサイズを13.4mm×15mm、はんだ16の厚みを40μm、はんだ24の厚みを150μmとした。また、封止樹脂体14の温度を180℃から-40℃まで変化させ、-40℃におけるせん断応力を求めた。 FIG. 5 shows the width W1 of the non-contact portion 185 and the thermal stress in the shear direction (hereinafter referred to as shear stress) acting on the interface between the end portion on the solder 16 side of the close contact portion 184 and the sealing resin body 14. The result of the simulation is shown for the relationship. In this simulation, the thickness of the semiconductor substrate 120, that is, the element was 105 μm, the element size was 13.4 mm × 15 mm, the thickness of the solder 16 was 40 μm, and the thickness of the solder 24 was 150 μm. Further, the temperature of the sealing resin body 14 was changed from 180 ° C. to −40 ° C., and the shear stress at −40 ° C. was obtained.

 図5に示すように、非密着部185の幅W1が0mm、すなわち密着部184が実装部182に隣接する場合のせん断応力は40.5MPaであり、幅W1が0.1mmの場合のせん断応力は22.3MPaであった。また、幅W1が0.2mmの場合のせん断応力は18.5MPa、0.5mmの場合のせん断応力は10.0MPa、1.0mmの場合のせん断応力は5.1MPaであった。さらに、幅W1が1.5mmの場合のせん断応力は2.6MPa、1.95mmの場合のせん断応力は0.8MPaであった。 As shown in FIG. 5, the shear stress when the width W1 of the non-contact portion 185 is 0 mm, that is, when the close contact portion 184 is adjacent to the mounting portion 182 is 40.5 MPa, and the shear stress when the width W1 is 0.1 mm. Was 22.3 MPa. The shear stress when the width W1 was 0.2 mm was 18.5 MPa, the shear stress when the width W1 was 0.5 mm was 10.0 MPa, and the shear stress when the width W1 was 1.0 mm was 5.1 MPa. Furthermore, the shear stress when the width W1 was 1.5 mm was 2.6 MPa, and the shear stress when the width W1 was 1.95 mm was 0.8 MPa.

 このように、シミュレーション結果からも、密着部184が実装部182に隣接する構成より、非密着部185を設けたほうが、せん断応力を低減できることが明らかである。 Thus, also from the simulation results, it is clear that the shear stress can be reduced by providing the non-contact portion 185 rather than the configuration in which the close contact portion 184 is adjacent to the mounting portion 182.

 特に、本実施形態では、非密着部185の幅W1が0.2mm~0.3mmとされている。図5に示すように、幅W1を0.2mm以上にすると、せん断応力を20MPa以下に抑えることができる。せん断応力を20MPa以下にすると、上記した冷熱サイクル試験において、密着部184から封止樹脂体14が剥離するのを効果的に抑制できることが確認されている。したがって、本実施形態において、幅W1が0.2mm以上とされているため、密着部184から封止樹脂体14が剥離するのを効果的に抑制することができる。 In particular, in this embodiment, the width W1 of the non-contact portion 185 is set to 0.2 mm to 0.3 mm. As shown in FIG. 5, when the width W1 is 0.2 mm or more, the shear stress can be suppressed to 20 MPa or less. When the shear stress is set to 20 MPa or less, it has been confirmed that the sealing resin body 14 can be effectively prevented from being peeled off from the close contact portion 184 in the above-described thermal cycle test. Therefore, in this embodiment, since the width W1 is set to 0.2 mm or more, it is possible to effectively suppress the sealing resin body 14 from being peeled off from the contact portion 184.

 図6は、非密着部185の幅W1と、熱応力によるはんだ16の歪み(塑性歪)との関係について、シミュレーションを行った結果を示している。このシミュレーションでは、素子のサイズを13.4mm×15mm、はんだ16の厚みを40μm、はんだ24の厚みを40μmとした。素子厚については、図6に示すように、0.08mm(80μm)、0.12mm、0.18mmの3水準とした。また、図6に示すように、素子厚に関して、丸印は0.08mm、四角印は0.12mm、三角印は0.18mmに対応している。そして、封止樹脂体14の温度を180℃から-40℃まで変化させ、180℃に対する-40℃でのはんだ16の変位からはんだ歪(%)を求めた。 FIG. 6 shows the result of simulation regarding the relationship between the width W1 of the non-contact portion 185 and the distortion (plastic strain) of the solder 16 due to thermal stress. In this simulation, the element size was 13.4 mm × 15 mm, the thickness of the solder 16 was 40 μm, and the thickness of the solder 24 was 40 μm. As shown in FIG. 6, the element thickness was set at three levels of 0.08 mm (80 μm), 0.12 mm, and 0.18 mm. Further, as shown in FIG. 6, regarding the element thickness, the circle mark corresponds to 0.08 mm, the square mark corresponds to 0.12 mm, and the triangle mark corresponds to 0.18 mm. Then, the temperature of the sealing resin body 14 was changed from 180 ° C. to −40 ° C., and the solder strain (%) was obtained from the displacement of the solder 16 at −40 ° C. with respect to 180 ° C.

 図6より、いずれの素子厚でも、幅W1を0.5mm以下にすると、はんだ歪を低減できることが明らかである。本実施形態では、幅W1が0.2mm~0.3mmとされているため、素子厚によらず、はんだ歪、すなわち、はんだ16に作用する熱応力を低減することができる。すなわち、素子厚によらず、はんだ16の接続信頼性を向上することができる。本実施形態によれば、密着部184から封止樹脂体14が剥離するのを効果的に抑制しつつ、はんだ16の接続信頼性を向上することができる。 FIG. 6 clearly shows that the solder strain can be reduced at any element thickness when the width W1 is 0.5 mm or less. In the present embodiment, since the width W1 is set to 0.2 mm to 0.3 mm, solder strain, that is, thermal stress acting on the solder 16 can be reduced regardless of the element thickness. That is, the connection reliability of the solder 16 can be improved regardless of the element thickness. According to the present embodiment, it is possible to improve the connection reliability of the solder 16 while effectively suppressing the sealing resin body 14 from being peeled from the close contact portion 184.

 さらに本実施形態では、レーザ光の照射により、第1ヒートシンク18の対向面180側に、微細な凹凸を有する凹凸酸化膜189が形成されている。そして、レーザ光が照射され、凸部189aの高さが高い部分、すなわち凹凸酸化膜189の膜厚が厚い部分が密着部184とされている。このように、レーザ照射による粗化部が密着部184とされているため、局所的に密着部184を形成しやすい。 Furthermore, in this embodiment, the uneven oxide film 189 having fine unevenness is formed on the facing surface 180 side of the first heat sink 18 by irradiation with laser light. Then, the portion irradiated with the laser light and having a high height of the convex portion 189 a, that is, a portion where the thickness of the uneven oxide film 189 is thick is defined as the adhesion portion 184. Thus, since the roughening part by laser irradiation is made into the contact part 184, it is easy to form the contact part 184 locally.

 また、密着部184の周囲部分であり、凸部189aの高さが低い部分、すなわち凹凸酸化膜189の膜厚が薄い部分が非密着部185とされている。このように、非密着部185の形成領域全域に、凹凸酸化膜189が形成されている。凹凸酸化膜189の表面には、微細な凹凸が形成されており、非密着部185のはんだ16に対する濡れ性が実装部182よりも低い。したがって、はんだ16の濡れ拡がる領域を凹凸酸化膜189よりも内側、すなわち非密着部185よりも内側に制限することができる。このため、実装部182を規定しやすい。換言すれば、所望の幅W1を有する非密着部185を得やすい。 Further, a portion around the contact portion 184 and a portion where the height of the convex portion 189a is low, that is, a portion where the thickness of the uneven oxide film 189 is thin is defined as a non-contact portion 185. In this manner, the uneven oxide film 189 is formed over the entire region where the non-contact portion 185 is formed. Fine unevenness is formed on the surface of the uneven oxide film 189, and the wettability of the non-contact portion 185 to the solder 16 is lower than that of the mounting portion 182. Therefore, the area where the solder 16 spreads out can be limited to the inside of the uneven oxide film 189, that is, the inside of the non-contact portion 185. For this reason, it is easy to define the mounting portion 182. In other words, it is easy to obtain the non-contact portion 185 having the desired width W1.

 なお、図7は、密着部184の幅の最小値W2(以下、単に密着部184の幅W2と示す)と、熱応力によるはんだ16の歪み(塑性歪)との関係について、シミュレーションを行った結果を示している。このシミュレーションでは、素子の厚みを105μm、素子のサイズを13.4mm×15mm、はんだ16の厚みを40μm、はんだ24の厚みを150μm、非密着部185の幅W1を0.65mmとした。また、封止樹脂体14の温度を180℃から-40℃までの温度変化を3サイクル行い、はんだ歪(%)を求めた。図7より、幅W2を0.5mm、1.0mm、1.5mm、2.0mmと変化させても、はんだ歪がほぼ一定の値を示すことが明らかである。 FIG. 7 shows a simulation of the relationship between the minimum width W2 of the contact portion 184 (hereinafter simply referred to as the width W2 of the contact portion 184) and the distortion of the solder 16 (plastic strain) due to thermal stress. Results are shown. In this simulation, the thickness of the element was 105 μm, the size of the element was 13.4 mm × 15 mm, the thickness of the solder 16 was 40 μm, the thickness of the solder 24 was 150 μm, and the width W1 of the non-contact portion 185 was 0.65 mm. Further, the temperature change of the sealing resin body 14 from 180 ° C. to −40 ° C. was performed for 3 cycles, and the solder strain (%) was obtained. FIG. 7 clearly shows that the solder strain exhibits a substantially constant value even when the width W2 is changed to 0.5 mm, 1.0 mm, 1.5 mm, and 2.0 mm.

 本実施形態では、非密着部185の全域に、高さの低い凸部189aを有する凹凸酸化膜189が形成される例を示した。しかしながら、図8に示す第1変形例のように、高さの低い凸部189aを有する凹凸酸化膜189が、非密着部185の一部のみに形成されてもよい。図8では、非密着部185の幅W1が、たとえば1mmとされている。非密着部185の幅方向において、密着部184側の一部に、高さの低い凸部189aを有する凹凸酸化膜189が形成され、残りの部分、すなわち実装部182側の一部に自然酸化膜190が形成されている。 In the present embodiment, the example in which the uneven oxide film 189 having the protrusion 189a having a low height is formed in the entire area of the non-contact portion 185 is shown. However, as in the first modification shown in FIG. 8, the uneven oxide film 189 having the protrusions 189 a having a low height may be formed only on a part of the non-contact portion 185. In FIG. 8, the width W1 of the non-contact portion 185 is, for example, 1 mm. In the width direction of the non-contact portion 185, a concavo-convex oxide film 189 having a convex portion 189a having a low height is formed on a portion on the close contact portion 184 side, and natural oxidation is performed on the remaining portion, that is, a portion on the mounting portion 182 side. A film 190 is formed.

 (第2実施形態)
 本実施形態は、先行実施形態を参照できる。このため、先行実施形態に示した半導体装置10と共通する部分についての説明は省略する。
(Second Embodiment)
This embodiment can refer to the preceding embodiment. For this reason, the description of the parts common to the semiconductor device 10 shown in the previous embodiment is omitted.

 図9に示すように、本実施形態では、密着部184の形成領域に、封止樹脂体14との密着性を高める樹脂層191が形成され、これにより、封止樹脂体14が密着部184に密着している。樹脂層191は、金属薄膜188上に形成されている、樹脂層191は、周囲部183のうち、密着部184のみに形成され、非密着部185には形成されていない。樹脂層191の構成材料としては、ポリアミド、ポリイミド、ポリアミドイミドなどを採用することができる。樹脂層191は、ディスペンス等により形成されている。非密着部185において、金属薄膜188上には自然酸化膜が形成されているが、図示を省略している。 As shown in FIG. 9, in the present embodiment, a resin layer 191 that increases the adhesion with the sealing resin body 14 is formed in the formation region of the adhesion portion 184, whereby the sealing resin body 14 is attached to the adhesion portion 184. It is in close contact with. The resin layer 191 is formed on the metal thin film 188. The resin layer 191 is formed only on the close contact portion 184 in the peripheral portion 183 and is not formed on the non-contact portion 185. As a constituent material of the resin layer 191, polyamide, polyimide, polyamideimide, or the like can be used. The resin layer 191 is formed by dispensing or the like. In the non-contact portion 185, a natural oxide film is formed on the metal thin film 188, but the illustration is omitted.

 このように、樹脂層191の選択的な配置により、実装部182と密着部184との間に、非密着部185を意図的に設けている。これにより、密着部184に対して実装部182が隣接しない。したがって、密着部184におけるはんだ16側の端部と封止樹脂体14との界面に作用するせん断方向の熱応力を低減することができる。 As described above, the non-contact portion 185 is intentionally provided between the mounting portion 182 and the close contact portion 184 by the selective arrangement of the resin layer 191. Thereby, the mounting portion 182 is not adjacent to the contact portion 184. Therefore, the thermal stress in the shearing direction acting on the interface between the end portion on the solder 16 side of the close contact portion 184 and the sealing resin body 14 can be reduced.

 (第3実施形態)
 本実施形態は、先行実施形態を参照できる。このため、先行実施形態に示した半導体装置10と共通する部分についての説明は省略する。
(Third embodiment)
This embodiment can refer to the preceding embodiment. For this reason, the description of the parts common to the semiconductor device 10 shown in the previous embodiment is omitted.

 図10及び図11に示すように、本実施形態の第2ヒートシンク30は、対向面300における周囲部303に、密着部304を有している。密着部304は、第1ヒートシンク18に設けられた密着部184同様、対向面300のうち、封止樹脂体14が密着する部分である。図11は、半導体装置10の一部、封止樹脂体14及び信号端子22などを省略して図示している。図11では、Z方向の平面視において非密着部185と密着部304の重なりを明確にするため、密着部304にハッチングを施している。 As shown in FIGS. 10 and 11, the second heat sink 30 of the present embodiment has a close contact portion 304 in the peripheral portion 303 on the facing surface 300. The close contact portion 304 is a portion of the facing surface 300 where the sealing resin body 14 is in close contact, like the close contact portion 184 provided in the first heat sink 18. FIG. 11 omits a part of the semiconductor device 10, the sealing resin body 14, the signal terminal 22, and the like. In FIG. 11, in order to clarify the overlap between the non-contact portion 185 and the close contact portion 304 in a plan view in the Z direction, the close contact portion 304 is hatched.

 第2ヒートシンク30の対向面300のうち、上記した溝部302よりも外側の部分が周囲部303とされている。Z方向の平面視において、溝部302の外周端よりも内側の部分が、はんだ28が接続される実装部である。本実施形態では、周囲部303の全域が、密着部304とされている。そして、Z方向の平面視において、密着部304が非密着部185の全域と重なっている。すなわち、溝部302の全域は、周囲部183よりも内側の実装部182と重なっている。 Of the facing surface 300 of the second heat sink 30, a portion outside the above-described groove portion 302 is a peripheral portion 303. In a plan view in the Z direction, a portion inside the outer peripheral end of the groove portion 302 is a mounting portion to which the solder 28 is connected. In the present embodiment, the entire area of the peripheral portion 303 is the close contact portion 304. The contact portion 304 overlaps the entire area of the non-contact portion 185 in a plan view in the Z direction. That is, the entire region of the groove portion 302 overlaps with the mounting portion 182 inside the peripheral portion 183.

 密着部304は、密着部184と同じ粗化処理により形成されている。すなわち、粗化部により密着部304が構成されている。第1ヒートシンク18の構成は、第1実施形態と同じとされている。 The close contact portion 304 is formed by the same roughening treatment as the close contact portion 184. That is, the contact portion 304 is configured by the roughening portion. The configuration of the first heat sink 18 is the same as that of the first embodiment.

 図12に示すように、第2ヒートシンク30は、第1ヒートシンク18同様、Cuなどの金属材料を用いて形成された基材305、及び、基材305の表面のうち、少なくとも対向面300側に設けられた皮膜306を有している。基材305は、略直方体状をなしている。皮膜306は、基材305の表面に形成された金属薄膜307、及び、金属薄膜307を構成する主成分の金属と同じ金属の酸化物であり、表面が連続して凹凸をなす凹凸酸化膜308を有している。 As shown in FIG. 12, the second heat sink 30 is similar to the first heat sink 18, and the base material 305 formed using a metal material such as Cu and the surface of the base material 305 at least on the facing surface 300 side. It has a coating 306 provided. The base material 305 has a substantially rectangular parallelepiped shape. The film 306 is a metal thin film 307 formed on the surface of the substrate 305 and an oxide of the same metal as the main component metal constituting the metal thin film 307, and the uneven oxide film 308 whose surface continuously forms unevenness. have.

 本実施形態では、金属薄膜307のうち、凹凸酸化膜308の形成されていない部分が、無電解Niめっき膜と、無電解Niめっき膜上に形成されたAuめっき膜を有している。一方、凹凸酸化膜308の形成されている部分は、無電解Niめっき膜を有している。このように、対向面300において凹凸酸化膜308の形成領域にAuめっき膜が存在しないのは、レーザ光の照射によりAuめっき膜を除去するとともに、下層の無電解Niめっき膜から凹凸酸化膜308を形成するためである。金属薄膜307は、基材305の表面のうち、裏面301側を除く部分に形成されている。 In this embodiment, the portion of the metal thin film 307 where the uneven oxide film 308 is not formed has an electroless Ni plating film and an Au plating film formed on the electroless Ni plating film. On the other hand, the portion where the uneven oxide film 308 is formed has an electroless Ni plating film. As described above, the Au plating film does not exist in the region where the uneven oxide film 308 is formed on the facing surface 300. The reason is that the Au plated film is removed by laser light irradiation and the uneven oxide film 308 is removed from the lower electroless Ni plating film. It is for forming. The metal thin film 307 is formed on the surface of the base material 305 except for the back surface 301 side.

 凹凸酸化膜308は、凹凸酸化膜189と同様に形成されている。凹凸酸化膜308は、レーザ光の照射により形成されている。具体的には、無電解Niめっき膜及び無電解Niめっき膜上のAuめっき膜が形成された第2ヒートシンク30を準備する。そして、凹凸酸化膜189同様の条件で、パルス発振のレーザ光を照射する。これにより、上層のAuめっき膜を除去しつつ、下層の無電解Niめっき膜の表層部分を溶融、気化させ、金属薄膜307の表面上に凹凸酸化膜308を形成する。 The uneven oxide film 308 is formed in the same manner as the uneven oxide film 189. The uneven oxide film 308 is formed by laser light irradiation. Specifically, a second heat sink 30 on which an electroless Ni plating film and an Au plating film on the electroless Ni plating film are formed is prepared. Then, pulsed laser light is irradiated under the same conditions as the uneven oxide film 189. As a result, while removing the upper Au plating film, the surface layer portion of the lower electroless Ni plating film is melted and vaporized to form the uneven oxide film 308 on the surface of the metal thin film 307.

 このようにパルス発振のレーザ光により凹凸酸化膜308を形成するため、金属薄膜307の表面のうち、密着部304に対応する部分には、金属薄膜188の凹部188a同様に複数の凹部307aが形成される。1パルスごとに1つの凹部307aが形成される。また、凹凸酸化膜308の表面には、凸部189a同様に凸部308aが形成される。 Since the uneven oxide film 308 is formed by the pulsed laser beam in this way, a plurality of recesses 307 a are formed on the surface of the metal thin film 307 corresponding to the adhesion portion 304, similar to the recesses 188 a of the metal thin film 188. Is done. One recess 307a is formed for each pulse. In addition, a convex portion 308a is formed on the surface of the uneven oxide film 308 in the same manner as the convex portion 189a.

 本実施形態では、対向面300のうち、周囲部303の全域がレーザ光の照射エリアとされ、溝部302の外周端よりも内側、すなわち実装部の全域がレーザ光の非照射エリアとされる。このため、密着部184に隣接する非密着部185同様、密着部304に隣接する部分(たとえば溝部302の壁面)にも、凹凸酸化膜308が形成される。しかしながら、第2ヒートシンク30は、金属薄膜307としてAuめっき膜を有している。したがって、Auの効果により、はんだ28は溝部302内に濡れ拡がる。 In the present embodiment, the entire area of the peripheral portion 303 of the facing surface 300 is a laser light irradiation area, and the inner side of the outer peripheral edge of the groove 302, that is, the entire mounting portion is a non-irradiation area of the laser light. Therefore, like the non-contact portion 185 adjacent to the close contact portion 184, the uneven oxide film 308 is also formed on the portion adjacent to the close contact portion 304 (for example, the wall surface of the groove portion 302). However, the second heat sink 30 has an Au plating film as the metal thin film 307. Therefore, the solder 28 spreads in the groove 302 due to the effect of Au.

 なお、本実施形態において、第2ヒートシンク30が第2導電部材に相当し、第1ヒートシンク18が第1導電部材に相当する。また、密着部184が第1密着部に相当し、密着部304が第2密着部に相当する。また、コレクタ電極121が第1電極に相当し、エミッタ電極122が第2電極に相当する。 In the present embodiment, the second heat sink 30 corresponds to the second conductive member, and the first heat sink 18 corresponds to the first conductive member. Further, the close contact portion 184 corresponds to a first close contact portion, and the close contact portion 304 corresponds to a second close contact portion. The collector electrode 121 corresponds to the first electrode, and the emitter electrode 122 corresponds to the second electrode.

 次に、上記した半導体装置10の効果の一例について説明する。 Next, an example of the effect of the semiconductor device 10 will be described.

 封止樹脂体14の成形時における空気の巻き込み、封止樹脂体14の材料である樹脂タブレット内の空気、吸湿した水分の気化などにより、図13に示すように、非密着部185及びはんだ16に隣接してボイド40が生じる虞がある。 As shown in FIG. 13, due to air entrainment at the time of molding the sealing resin body 14, air in the resin tablet that is the material of the sealing resin body 14, vaporization of moisture absorbed, and the like, as shown in FIG. There is a possibility that a void 40 may be formed adjacent to.

 図14は、ボイド40の有無とはんだ16の歪み(塑性歪)との関係について、シミュレーションを行った結果を示している。このシミュレーションでは、素子のサイズを13.4mm×15mm、はんだ16の厚みを40μm、はんだ24の厚みを150μmとした。また、素子厚については、0.08mm(80μm)とした。そして、封止樹脂体14の温度を180℃から-40℃まで変化させ、180℃に対する-40℃でのはんだ16の変位からはんだ歪(%)を求めた。 FIG. 14 shows the result of simulation regarding the relationship between the presence or absence of the void 40 and the strain (plastic strain) of the solder 16. In this simulation, the element size was 13.4 mm × 15 mm, the thickness of the solder 16 was 40 μm, and the thickness of the solder 24 was 150 μm. The element thickness was 0.08 mm (80 μm). Then, the temperature of the sealing resin body 14 was changed from 180 ° C. to −40 ° C., and the solder strain (%) was obtained from the displacement of the solder 16 at −40 ° C. with respect to 180 ° C.

 なお、図14中の剥離のみとは、非密着部185に封止樹脂体14が密着しておらず、非密着部185から封止樹脂体14が剥離している場合を示している。すなわち、ボイド40が生じていない場合を示している。一方、ボイド1及びボイド2は、ボイド40が生じている場合を示している。ボイド1は、ボイド40の厚みを、はんだ16の厚みと、半導体チップ12の厚みの1/2との和に等しくした場合を示している。ボイド2は、ボイド40の厚みを、はんだ16の厚みと、半導体チップ12の厚みとの和に等しくした場合を示している。 Note that only peeling in FIG. 14 indicates a case where the sealing resin body 14 is not in close contact with the non-contact portion 185 and the sealing resin body 14 is peeled off from the non-contact portion 185. That is, the case where the void 40 does not arise is shown. On the other hand, the void 1 and the void 2 show the case where the void 40 is generated. The void 1 shows a case where the thickness of the void 40 is equal to the sum of the thickness of the solder 16 and ½ of the thickness of the semiconductor chip 12. The void 2 shows a case where the thickness of the void 40 is equal to the sum of the thickness of the solder 16 and the thickness of the semiconductor chip 12.

 図14に示したように、ボイド40が生じると、はんだ歪が大きくなることが明らかである。また、ボイド40が厚い(大きい)ほど、はんだ歪が大きくなることが明らかである。このように、はんだ歪が大きくなると、はんだ16の接続信頼性が低下してしまう。このため、ボイド40の有無を検出することが重要である。 As shown in FIG. 14, when the void 40 is generated, it is clear that the solder distortion increases. In addition, it is clear that the thicker (larger) the void 40 is, the larger the solder strain becomes. Thus, when the solder strain increases, the connection reliability of the solder 16 is lowered. For this reason, it is important to detect the presence or absence of the void 40.

 ボイド40の検出には、超音波探傷装置(SAT:Scanning Acoustic Tomograph)を用いることができる。しかしながら、Z方向において、第1ヒートシンク18側からボイド40を検出しようとしても、ボイド40の手前に、非密着部185における封止樹脂体14の剥離が存在するため、SAT像は図15に示すようになる。図15に示す符号41は、非密着部185に対する封止樹脂体14の剥離部を示している。このように、ボイド40が剥離部41に隠れてしまい、ボイド40と剥離部41の識別ができない。すなわち、ボイド40を検出することができない。 An ultrasonic flaw detector (SAT: Scanning Acoustic Tomography) can be used for detection of the void 40. However, even if an attempt is made to detect the void 40 from the first heat sink 18 side in the Z direction, the peeling of the sealing resin body 14 at the non-contact portion 185 exists before the void 40, so the SAT image is shown in FIG. It becomes like this. Reference numeral 41 shown in FIG. 15 indicates a peeling portion of the sealing resin body 14 with respect to the non-contact portion 185. Thus, the void 40 is hidden behind the peeling part 41, and the void 40 and the peeling part 41 cannot be identified. That is, the void 40 cannot be detected.

 先行実施形態に示したように、第2ヒートシンク30の対向面300に密着部304を設けない構成では、対向面300の周囲部303に対して封止樹脂体14が剥離する。このため、第2ヒートシンク30側からボイド40を検出しようとしても、ボイド40の手前に第2ヒートシンク30側の剥離部が存在する。したがって、ボイド40が剥離部に隠れてしまい、ボイド40を検出することができない。 As shown in the preceding embodiment, in the configuration in which the close contact portion 304 is not provided on the facing surface 300 of the second heat sink 30, the sealing resin body 14 peels from the peripheral portion 303 of the facing surface 300. For this reason, even if it is going to detect the void 40 from the 2nd heat sink 30 side, the peeling part by the side of the 2nd heat sink 30 exists in front of the void 40. FIG. Therefore, the void 40 is hidden behind the peeling portion, and the void 40 cannot be detected.

 これに対し、本実施形態では、第2ヒートシンク30の対向面300に密着部304を設けており、Z方向の平面視において、密着部304が非密着部185と重なっている。非密着部185の直上において、封止樹脂体14が第2ヒートシンク30に密着しているため、第2ヒートシンク30と封止樹脂体14との界面の状態が、ボイド40の検出の妨げにならない。 On the other hand, in this embodiment, the close contact portion 304 is provided on the facing surface 300 of the second heat sink 30, and the close contact portion 304 overlaps the non-contact portion 185 in a plan view in the Z direction. Since the sealing resin body 14 is in close contact with the second heat sink 30 immediately above the non-contact portion 185, the state of the interface between the second heat sink 30 and the sealing resin body 14 does not hinder the detection of the void 40. .

 したがって、超音波探傷の深さを調整することで、剥離部41の手前に位置するボイド40を、精度良く検出することができる。第2ヒートシンク30側からのSAT像は図16に示すようになる。これにより、はんだ16の接続信頼性を向上し、ひいては製品寿命の低下を抑制することができる。 Therefore, by adjusting the depth of the ultrasonic flaw detection, the void 40 positioned in front of the peeling portion 41 can be detected with high accuracy. The SAT image from the second heat sink 30 side is as shown in FIG. As a result, the connection reliability of the solder 16 can be improved, and as a result, a decrease in product life can be suppressed.

 特に本実施形態では、Z方向の平面視において、密着部304が非密着部185の全域と重なっている。したがって、非密着部185のどの部分にボイド40が生じても、ボイド40を検出することができる。 Particularly in this embodiment, the close contact portion 304 overlaps the entire non-contact portion 185 in a plan view in the Z direction. Therefore, the void 40 can be detected regardless of where the void 40 occurs in the non-contact portion 185.

 本実施形態では、表面に非常に微細な凹凸が形成された凹凸酸化膜308により、密着部304が構成されている。したがって、アンカー効果や接触面積の増加により、封止樹脂体14を密着させることができる。また、レーザ光の照射によって密着部184,304をともに形成できるため、製造工程を簡素化することもできる。 In this embodiment, the close contact portion 304 is constituted by the uneven oxide film 308 having very fine unevenness formed on the surface. Accordingly, the sealing resin body 14 can be brought into close contact due to an anchor effect or an increase in contact area. In addition, since the contact portions 184 and 304 can be formed together by laser light irradiation, the manufacturing process can be simplified.

 なお、周囲部303の全域を密着部304とする例を示したが、これに限定されない。密着部304が非密着部185の全域と重なるように、周囲部303の一部のみに密着部304を設けてもよい。 In addition, although the example which makes the whole region of the surrounding part 303 the contact | adherence part 304 was shown, it is not limited to this. The close contact portion 304 may be provided only on a part of the peripheral portion 303 so that the close contact portion 304 overlaps the entire area of the non-adhesive portion 185.

 第1ヒートシンク18の密着部184として、凹凸酸化膜189を有する粗化部の例を示したが、これに限定されない。第2実施形態に示した樹脂層191を有する密着部184との組み合わせも可能である。 Although the example of the roughening part which has the uneven | corrugated oxide film 189 was shown as the contact | adherence part 184 of the 1st heat sink 18, it is not limited to this. Combination with the adhesion part 184 having the resin layer 191 shown in the second embodiment is also possible.

 (第4実施形態)
 本実施形態は、先行実施形態を参照できる。このため、先行実施形態に示した半導体装置10と共通する部分についての説明は省略する。
(Fourth embodiment)
This embodiment can refer to the preceding embodiment. For this reason, the description of the parts common to the semiconductor device 10 shown in the previous embodiment is omitted.

 本実施形態では、第2ヒートシンク30の密着部304が、Z方向の平面視において、非密着部185の一部のみと重なるように設けられている。それ以外の構成は、第3実施形態と同じである。 In this embodiment, the close contact portion 304 of the second heat sink 30 is provided so as to overlap only a part of the non-contact portion 185 in a plan view in the Z direction. The other configuration is the same as that of the third embodiment.

 図17において、密着部304は、平面矩形環状をなす非密着部185のうち、周方向の一部のみと重なるように設けられている。具体的には、非密着部185のうち、封止樹脂体14を成形する図示しない型のゲート位置との関係でボイド40が生じやすい部分に対応して密着部304が設けられている。図17ではサイドゲートを採用しており、密着部304は、Z方向の平面視において、ゲートからの位置が半導体チップ20周りにおいて最も遠い位置を含むように設けられている。密着部304は、非密着部185の四隅のひとつに対応して設けられている。 In FIG. 17, the contact portion 304 is provided so as to overlap only a part of the circumferential direction in the non-contact portion 185 having a planar rectangular ring shape. Specifically, in the non-contact portion 185, the close contact portion 304 is provided corresponding to a portion where the void 40 is likely to occur due to a gate position of a mold (not shown) for molding the sealing resin body 14. In FIG. 17, a side gate is used, and the contact portion 304 is provided so that the position from the gate includes the farthest position around the semiconductor chip 20 in a plan view in the Z direction. The contact portion 304 is provided corresponding to one of the four corners of the non-contact portion 185.

 このように非密着部185の一部のみに対応して密着部304を設けても、非密着部185上のボイド40を検出することができる。Z方向において、密着部304の直下のボイド40を検出することができる。 Thus, even if the contact portion 304 is provided corresponding to only a part of the non-contact portion 185, the void 40 on the non-contact portion 185 can be detected. In the Z direction, the void 40 immediately below the contact portion 304 can be detected.

 なお、密着部304の位置は、図17に示す例に限定されない。たとえばセンターゲートを採用する場合、図18に示す第2変形例のように、密着部304を、矩形環状をなす非密着部185の辺の中央付近に設けてもよい。 Note that the position of the contact portion 304 is not limited to the example shown in FIG. For example, when a center gate is employed, the contact portion 304 may be provided near the center of the side of the non-contact portion 185 having a rectangular ring shape as in the second modification shown in FIG.

 また、図19に示す第3変形例のように、密着部304を、矩形環状をなす非密着部185の四隅のそれぞれに設けてもよい。これによれば、非密着部185の四隅のいずれにボイド40が生じても、検出することができる。 Further, as in the third modification shown in FIG. 19, the contact portions 304 may be provided at the four corners of the non-contact portion 185 having a rectangular ring shape. According to this, it can be detected whether the void 40 is generated in any of the four corners of the non-contact portion 185.

 また、図20に示す第4変形例のように、密着部304を、周方向ではなく、幅方向において非密着部185の一部のみと重なるように設けてもよい。これによっても、Z方向において、密着部304の直下のボイド40を検出することができる。 Further, as in the fourth modified example shown in FIG. 20, the contact portion 304 may be provided so as to overlap only a part of the non-contact portion 185 in the width direction, not in the circumferential direction. This also makes it possible to detect the void 40 immediately below the contact portion 304 in the Z direction.

 なお、図17~図20は、図11に対応している。図17~図20においても、図11同様、非密着部185と密着部304の重なりを明確にするため、密着部304にハッチングを施している。 FIG. 17 to FIG. 20 correspond to FIG. 17 to 20, as in FIG. 11, in order to clarify the overlap between the non-contact portion 185 and the close contact portion 304, the close contact portion 304 is hatched.

 この明細書の開示は、例示された実施形態に制限されない。開示は、例示された実施形態と、それらに基づく当業者による変形態様を包含する。たとえば、開示は、実施形態において示された要素の組み合わせに限定されない。開示は、多様な組み合わせによって実施可能である。開示される技術的範囲は、実施形態の記載に限定されない。 The disclosure of this specification is not limited to the illustrated embodiments. The disclosure encompasses the illustrated embodiments and variations by those skilled in the art based thereon. For example, the disclosure is not limited to the combination of elements shown in the embodiments. The disclosure can be implemented in various combinations. The technical scope disclosed is not limited to the description of the embodiments.

 半導体装置10として、半導体チップ12をひとつ備える1in1パッケージ構造の例を示したが、これに限定されない。一相分の上下アームを構成する2つの半導体チップ12を備える構成や、三相分の上下アームを構成する6つの半導体チップ12を備える構成にも適用できる。すなわち、2in1パッケージ構造や6in1パッケージ構造にも適用できる。 Although the example of the 1 in 1 package structure provided with one semiconductor chip 12 was shown as the semiconductor device 10, it is not limited to this. The present invention can also be applied to a configuration including two semiconductor chips 12 constituting the upper and lower arms for one phase and a configuration including six semiconductor chips 12 constituting the upper and lower arms for three phases. That is, the present invention can be applied to a 2in1 package structure and a 6in1 package structure.

 IGBTとFWDが同一の半導体チップ12に形成される例を示したが、これに限定されない。IGBTとFWDを別チップとしてもよい。 Although an example in which the IGBT and the FWD are formed on the same semiconductor chip 12 is shown, the present invention is not limited to this. The IGBT and FWD may be separate chips.

 第1ヒートシンク18の裏面181及び第2ヒートシンク30の裏面301が封止樹脂体14から露出される例を示したが、これに限定されない。裏面181,301の少なくとも一方が封止樹脂体14によって覆われた構成としてもよい。 Although the example in which the back surface 181 of the first heat sink 18 and the back surface 301 of the second heat sink 30 are exposed from the sealing resin body 14 is shown, the present invention is not limited thereto. A configuration in which at least one of the rear surfaces 181 and 301 is covered with the sealing resin body 14 may be adopted.

 金属薄膜188を構成する金属はNiに限定されない。すなわち、凹凸酸化膜189もNiの酸化物に限定されない。凹凸酸化膜189としては、金属薄膜188を構成する金属と同じ金属の酸化物であればよい。 The metal constituting the metal thin film 188 is not limited to Ni. That is, the uneven oxide film 189 is not limited to Ni oxide. The uneven oxide film 189 may be an oxide of the same metal as that constituting the metal thin film 188.

 密着部184を構成する粗化部として、レーザ照射による粗化部の例を示したが、これに限定されない。たとえば粗化めっきを施すことで、密着部184のみに封止樹脂体14を密着させ、非密着部185には封止樹脂体14が密着しない構成としてもよい。 Although the example of the roughening part by laser irradiation was shown as a roughening part which comprises the contact | adherence part 184, it is not limited to this. For example, the sealing resin body 14 may be in close contact with only the close contact portion 184 and the sealing resin body 14 may not be in close contact with the non-contact portion 185 by roughening plating.

 半導体装置10が、半導体チップ12、封止樹脂体14、はんだ16、導電部材としての第1ヒートシンク18、はんだ24、ターミナル26、はんだ28、及び第2ヒートシンク30を備える例を示したが、これに限定されない。半導体装置は、電極を有する半導体チップと、金属基材を含み、電極との対向面に、半導体チップの実装部と実装部を取り囲む周囲部を有する導電部材と、電極と実装部との間に介在し、電極と導電部材とを接続するはんだと、半導体チップ、金属部材の少なくとも対向面、及びはんだを一体的に封止する封止樹脂体を備えればよい。そして、導電部材が、周囲部として、実装部を取り囲むように設けられ、封止樹脂体が密着する密着部と、実装部と密着部との間に設けられ、はんだが接続されず、密着部よりも封止樹脂体に対する密着性が低くされた非密着部を有せばよい。両面放熱構造の半導体装置に限定されず、片面放熱構造の半導体装置にも適用できる。 Although the semiconductor device 10 includes the semiconductor chip 12, the sealing resin body 14, the solder 16, the first heat sink 18 as the conductive member, the solder 24, the terminal 26, the solder 28, and the second heat sink 30, It is not limited to. The semiconductor device includes a semiconductor chip having an electrode, a metal base, and a conductive member having a mounting portion of the semiconductor chip and a surrounding portion surrounding the mounting portion on a surface facing the electrode, and between the electrode and the mounting portion. What is necessary is just to provide the sealing resin body which seals the solder which interposes and connects an electrode and an electroconductive member, the semiconductor chip, the at least opposing surface of a metal member, and solder. The conductive member is provided as a peripheral portion so as to surround the mounting portion, and is provided between the close contact portion where the sealing resin body is in close contact with the mounting portion and the close contact portion, and the solder is not connected, and the close contact portion It is only necessary to have a non-adhered part having lower adhesion to the sealing resin body. The present invention is not limited to a semiconductor device with a double-sided heat dissipation structure, and can also be applied to a semiconductor device with a single-sided heat dissipation structure.

 密着部304を構成する粗化部として、レーザ照射による粗化部の例を示したが、これに限定されない。たとえば粗化めっきを施すことで、密着部304に封止樹脂体14を密着させるようにしてもよい。さらには、第2実施形態に示したように、密着部304の形成領域に、封止樹脂体14との密着性を高める樹脂層を設けてもよい。 Although the example of the roughening part by laser irradiation was shown as a roughening part which comprises the contact | adherence part 304, it is not limited to this. For example, the sealing resin body 14 may be brought into close contact with the contact portion 304 by roughening plating. Furthermore, as shown in the second embodiment, a resin layer that improves the adhesion with the sealing resin body 14 may be provided in the formation region of the adhesion portion 304.

 なお、本開示の半導体装置によると、半導体チップが、厚み方向の一面側に電極である第1電極を有するとともに、一面と反対の面側に第2電極を有し、厚み方向において、導電部材である第1導電部材との間に半導体チップを挟むように設けられ、第2電極と電気的に接続された第2導電部材をさらに備えてもよい。また、封止樹脂体が、第2導電部材における第1導電部材との対向面も一体的に封止しもよい。さらに、第1導電部材が、周囲部として、密着部である第1密着部及び非密着部を有し、第2導電部材が、第1導電部材との対向面に、封止樹脂体が密着する部分であり、厚み方向の平面視において非密着部の少なくとも一部と重なるように設けられた第2密着部を有してもよい。 According to the semiconductor device of the present disclosure, the semiconductor chip has the first electrode that is an electrode on one surface side in the thickness direction, and the second electrode on the surface side opposite to the one surface. The semiconductor device may further include a second conductive member provided so as to sandwich the semiconductor chip between the first conductive member and the second conductive member electrically connected to the second electrode. Further, the sealing resin body may integrally seal the surface of the second conductive member that faces the first conductive member. Furthermore, the first conductive member has a first contact portion and a non-contact portion which are close contact portions as a peripheral portion, and the second conductive member is in close contact with the surface facing the first conductive member. The second contact portion may be provided so as to overlap with at least a part of the non-contact portion in plan view in the thickness direction.

 また、この半導体装置によれば、第1導電部材の非密着部上にボイドが生じても、ボイドを検出することができてもよい。 Further, according to this semiconductor device, even if a void is generated on the non-contact portion of the first conductive member, the void may be detected.

以上、本開示の一態様に係る半導体装置の実施形態、構成、態様を例示したが、本開示に係る実施形態、構成、態様は、上述した各実施形態、各構成、各態様に限定されるものではない。例えば、異なる実施形態、構成、態様にそれぞれ開示された技術的部を適宜組み合わせて得られる実施形態、構成、態様についても本開示に係る実施形態、構成、態様の範囲に含まれる。 Heretofore, the embodiments, configurations, and aspects of the semiconductor device according to one aspect of the present disclosure have been illustrated, but the embodiments, structures, and aspects according to the present disclosure are limited to the above-described embodiments, configurations, and aspects. It is not a thing. For example, embodiments, configurations, and aspects obtained by appropriately combining technical sections disclosed in different embodiments, configurations, and aspects are also included in the scope of the embodiments, configurations, and aspects according to the present disclosure.

Claims (10)

 電極(121)を有する半導体チップ(12)と、
 金属基材(186)を含み、前記電極との対向面に、前記半導体チップの実装部(182)と、前記実装部を取り囲む周囲部(183)と、を有する導電部材(18)と、
 前記電極と前記実装部との間に介在し、前記電極と前記導電部材とを接続するはんだ(16)と、
 前記半導体チップ、前記導電部材の少なくとも対向面、及び前記はんだを一体的に封止する封止樹脂体(14)と、
を備え、
 前記導電部材が、前記周囲部として、前記実装部を取り囲むように設けられ、かつ前記導電部材が、前記封止樹脂体が密着する密着部(184)と、前記実装部と前記密着部との間に設けられ、前記はんだが接続されず、前記密着部よりも前記封止樹脂体に対する密着性が低くされた非密着部(185)と、を有する半導体装置。
A semiconductor chip (12) having an electrode (121);
A conductive member (18) including a metal substrate (186) and having a mounting portion (182) of the semiconductor chip and a surrounding portion (183) surrounding the mounting portion on a surface facing the electrode;
Solder (16) interposed between the electrode and the mounting portion and connecting the electrode and the conductive member;
A sealing resin body (14) for integrally sealing the semiconductor chip, at least the facing surface of the conductive member, and the solder;
With
The conductive member is provided as the peripheral portion so as to surround the mounting portion, and the conductive member includes a close contact portion (184) where the sealing resin body is in close contact, and the mounting portion and the close contact portion. A semiconductor device having a non-contact portion (185) provided therebetween, wherein the solder is not connected and adhesion to the sealing resin body is lower than that of the close-contact portion.
 前記非密着部の幅が、0.2mm以上とされている請求項1に記載の半導体装置。 The semiconductor device according to claim 1, wherein a width of the non-contact portion is 0.2 mm or more.  前記非密着部の幅が、0.5mm以下とされている請求項1又は請求項2に記載の半導体装置。 3. The semiconductor device according to claim 1, wherein a width of the non-contact portion is 0.5 mm or less.  前記密着部は、表面が連続して凹凸をなす粗化部である請求項1~3いずれか1項に記載の半導体装置。 The semiconductor device according to any one of claims 1 to 3, wherein the close contact portion is a roughened portion having a continuous uneven surface.  前記導電部材が、前記金属基材の表面に形成された皮膜(187)を含み、
 前記皮膜が、前記金属基材の表面に形成された金属薄膜(188)と、前記金属薄膜の主成分の金属と同じ金属の酸化物であり、表面が連続して凹凸をなす凹凸酸化膜(189)と、を有し、
 前記凹凸酸化膜が、前記密着部の全域と、前記非密着部の少なくとも前記密着部側の部分と、に設けられ、
 前記凹凸酸化膜における凸部の高さは、前記密着部のほうが前記非密着部よりも高くされている請求項4に記載の半導体装置。
The conductive member includes a film (187) formed on the surface of the metal substrate,
The film is a metal thin film (188) formed on the surface of the metal substrate, and an oxide of the same metal as the main component metal of the metal thin film, and the surface is a concavo-convex oxide film having a concavo-convex surface ( 189), and
The concavo-convex oxide film is provided in the entire area of the close contact portion and at least the close contact portion side portion of the non close contact portion,
The semiconductor device according to claim 4, wherein a height of the convex portion in the uneven oxide film is higher in the close contact portion than in the non-contact portion.
 前記周囲部のうち、前記密着部のみに、前記封止樹脂体との密着性を高める樹脂層(191)が形成されている請求項1~3いずれか1項に記載の半導体装置。 The semiconductor device according to any one of claims 1 to 3, wherein a resin layer (191) that enhances adhesion to the sealing resin body is formed only in the adhesion portion among the peripheral portions.  前記半導体チップが、厚み方向の一面側に前記電極である第1電極(121)を有するとともに、前記一面と反対の面側に第2電極(122)を有し、
 前記厚み方向において、前記導電部材である第1導電部材との間に前記半導体チップを挟むように設けられ、前記第2電極と電気的に接続された第2導電部材(30)をさらに備え、
 前記封止樹脂体が、前記第2導電部材における前記第1導電部材との対向面も一体的に封止しており、
 前記第1導電部材が、前記周囲部として、前記密着部である第1密着部及び前記非密着部を有し、
 前記第2導電部材が、前記第1導電部材との対向面に、前記封止樹脂体が密着する部分であり、前記厚み方向の平面視において前記非密着部の少なくとも一部と重なるように設けられた第2密着部(304)を有する請求項1~6いずれか1項に記載の半導体装置。
The semiconductor chip has a first electrode (121) as the electrode on one surface side in the thickness direction, and a second electrode (122) on the surface opposite to the one surface,
A second conductive member (30) provided in the thickness direction so as to sandwich the semiconductor chip between the first conductive member, which is the conductive member, and electrically connected to the second electrode;
The sealing resin body integrally seals the surface of the second conductive member facing the first conductive member,
The first conductive member has a first contact portion and the non-contact portion which are the contact portions as the peripheral portion,
The second conductive member is a portion where the sealing resin body is in close contact with a surface facing the first conductive member, and is provided so as to overlap at least a part of the non-contact portion in plan view in the thickness direction. The semiconductor device according to any one of claims 1 to 6, further comprising a second contact portion (304) formed.
 前記第2密着部は、前記非密着部の全域と重なるように設けられている請求項7に記載の半導体装置。 The semiconductor device according to claim 7, wherein the second contact portion is provided so as to overlap an entire area of the non-contact portion.  前記第2密着部は、前記実装部を取り囲む前記非密着部のうち、周方向の一部のみと重なるように設けられている請求項7に記載の半導体装置。 The semiconductor device according to claim 7, wherein the second contact portion is provided so as to overlap only a part in a circumferential direction of the non-contact portion surrounding the mounting portion.  前記第2密着部は、表面が連続して凹凸をなす粗化部である請求項7~9いずれか1項に記載の半導体装置。

 
The semiconductor device according to any one of claims 7 to 9, wherein the second contact portion is a roughened portion having a continuous uneven surface.

PCT/JP2018/003734 2017-03-22 2018-02-05 Semiconductor device Ceased WO2018173511A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201880015263.6A CN110383464B (en) 2017-03-22 2018-02-05 Semiconductor device
US16/527,543 US10943859B2 (en) 2017-03-22 2019-07-31 Semiconductor device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2017-056316 2017-03-22
JP2017056316 2017-03-22
JP2017-117217 2017-06-14
JP2017117217A JP6696480B2 (en) 2017-03-22 2017-06-14 Semiconductor device

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US16/527,543 Continuation US10943859B2 (en) 2017-03-22 2019-07-31 Semiconductor device

Publications (1)

Publication Number Publication Date
WO2018173511A1 true WO2018173511A1 (en) 2018-09-27

Family

ID=63584225

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2018/003734 Ceased WO2018173511A1 (en) 2017-03-22 2018-02-05 Semiconductor device

Country Status (1)

Country Link
WO (1) WO2018173511A1 (en)

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI665770B (en) * 2018-12-13 2019-07-11 Powertech Technology Inc. Semiconductor package and fabricating method thereof
JP2020057695A (en) * 2018-10-02 2020-04-09 株式会社デンソー Semiconductor device
WO2020262097A1 (en) * 2019-06-28 2020-12-30 日立オートモティブシステムズ株式会社 Semiconductor device and method for manufacturing same
JP2021118350A (en) * 2020-01-23 2021-08-10 富士電機株式会社 Electronic devices and manufacturing methods for electronic devices
WO2022209609A1 (en) * 2021-03-31 2022-10-06 住友電気工業株式会社 Semiconductor device
WO2022249804A1 (en) * 2021-05-27 2022-12-01 株式会社デンソー Semiconductor device
WO2022249809A1 (en) * 2021-05-27 2022-12-01 株式会社デンソー Semiconductor device
WO2022249803A1 (en) * 2021-05-27 2022-12-01 株式会社デンソー Semiconductor device
WO2025142811A1 (en) * 2023-12-27 2025-07-03 株式会社デンソー Semiconductor device
WO2025142810A1 (en) * 2023-12-27 2025-07-03 株式会社デンソー Semiconductor device

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008147266A (en) * 2006-12-07 2008-06-26 Matsushita Electric Ind Co Ltd Semiconductor device and manufacturing method thereof
JP2011082305A (en) * 2009-10-06 2011-04-21 Renesas Electronics Corp Semiconductor device and method of manufacturing the same
WO2014098004A1 (en) * 2012-12-19 2014-06-26 富士電機株式会社 Semiconductor device
JP2016020001A (en) * 2013-12-09 2016-02-04 株式会社デンソー Metallic member, metallic member surface treatment method, semiconductor device, semiconductor device manufacturing method, and composite compact
JP2016143846A (en) * 2015-02-05 2016-08-08 三菱電機株式会社 Semiconductor device
JP2016197706A (en) * 2014-12-10 2016-11-24 株式会社デンソー Semiconductor device and method for manufacturing the same

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008147266A (en) * 2006-12-07 2008-06-26 Matsushita Electric Ind Co Ltd Semiconductor device and manufacturing method thereof
JP2011082305A (en) * 2009-10-06 2011-04-21 Renesas Electronics Corp Semiconductor device and method of manufacturing the same
WO2014098004A1 (en) * 2012-12-19 2014-06-26 富士電機株式会社 Semiconductor device
JP2016020001A (en) * 2013-12-09 2016-02-04 株式会社デンソー Metallic member, metallic member surface treatment method, semiconductor device, semiconductor device manufacturing method, and composite compact
JP2016197706A (en) * 2014-12-10 2016-11-24 株式会社デンソー Semiconductor device and method for manufacturing the same
JP2016143846A (en) * 2015-02-05 2016-08-08 三菱電機株式会社 Semiconductor device

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112805823A (en) * 2018-10-02 2021-05-14 株式会社电装 Semiconductor device with a plurality of semiconductor chips
JP2020057695A (en) * 2018-10-02 2020-04-09 株式会社デンソー Semiconductor device
WO2020071138A1 (en) * 2018-10-02 2020-04-09 株式会社デンソー Semiconductor device
CN112805823B (en) * 2018-10-02 2024-04-09 株式会社电装 Semiconductor devices
TWI665770B (en) * 2018-12-13 2019-07-11 Powertech Technology Inc. Semiconductor package and fabricating method thereof
JP7228485B2 (en) 2019-06-28 2023-02-24 日立Astemo株式会社 Semiconductor device and its manufacturing method
CN114008775A (en) * 2019-06-28 2022-02-01 日立安斯泰莫株式会社 Semiconductor device and method for manufacturing the same
DE112020002625B4 (en) 2019-06-28 2025-01-09 Hitachi Astemo, Ltd. Semiconductor device and manufacturing method thereof
WO2020262097A1 (en) * 2019-06-28 2020-12-30 日立オートモティブシステムズ株式会社 Semiconductor device and method for manufacturing same
JP2021009869A (en) * 2019-06-28 2021-01-28 日立オートモティブシステムズ株式会社 Semiconductor device and manufacturing method therefor
JP2021118350A (en) * 2020-01-23 2021-08-10 富士電機株式会社 Electronic devices and manufacturing methods for electronic devices
WO2022209609A1 (en) * 2021-03-31 2022-10-06 住友電気工業株式会社 Semiconductor device
JP2022181818A (en) * 2021-05-27 2022-12-08 株式会社デンソー Semiconductor device
JP2022181812A (en) * 2021-05-27 2022-12-08 株式会社デンソー Semiconductor device
JP2022181813A (en) * 2021-05-27 2022-12-08 株式会社デンソー Semiconductor device
WO2022249803A1 (en) * 2021-05-27 2022-12-01 株式会社デンソー Semiconductor device
JP7424347B2 (en) 2021-05-27 2024-01-30 株式会社デンソー semiconductor equipment
WO2022249809A1 (en) * 2021-05-27 2022-12-01 株式会社デンソー Semiconductor device
JP7472852B2 (en) 2021-05-27 2024-04-23 株式会社デンソー Semiconductor Device
JP7509084B2 (en) 2021-05-27 2024-07-02 株式会社デンソー Semiconductor Device
WO2022249804A1 (en) * 2021-05-27 2022-12-01 株式会社デンソー Semiconductor device
WO2025142811A1 (en) * 2023-12-27 2025-07-03 株式会社デンソー Semiconductor device
WO2025142810A1 (en) * 2023-12-27 2025-07-03 株式会社デンソー Semiconductor device

Similar Documents

Publication Publication Date Title
CN110383464B (en) Semiconductor device
WO2018173511A1 (en) Semiconductor device
CN107004662B (en) Semiconductor device and method of manufacturing the same
CN112166506B (en) Semiconductor device
JP6485398B2 (en) Electronic device and manufacturing method thereof
US10262953B2 (en) Semiconductor device
US11742256B2 (en) Semiconductor device
JP6686691B2 (en) Electronic device
CN108604579B (en) Electronic device and method for manufacturing the same
JP5381753B2 (en) Semiconductor device and manufacturing method thereof
JP2012243890A (en) Semiconductor device, and method for manufacturing the same
CN104025287A (en) Semiconductor device
WO2016092791A1 (en) Semiconductor device and method for manufacturing same
WO2017154289A1 (en) Semiconductor device and semiconductor device manufacturing method
JP2018085480A (en) Semiconductor device and manufacturing method thereof
JP2016181607A (en) Semiconductor device and manufacturing method of the same
JP2017139406A (en) Semiconductor device
JP2016207743A (en) Wiring board and manufacturing method therefor, and semiconductor device
JP2019212808A (en) Manufacturing method of semiconductor device
JP6279921B2 (en) Wiring board and semiconductor package
CN114078716B (en) Semiconductor devices and their manufacturing methods
WO2015079834A1 (en) Semiconductor device
WO2020195451A1 (en) Module and method for manufacturing same
CN106876345A (en) Plate level embedment encapsulating structure and the method for packing of a kind of power electronic devices

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18771800

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 18771800

Country of ref document: EP

Kind code of ref document: A1